Patents by Inventor David Anthony Cananzi
David Anthony Cananzi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11533196Abstract: Systems and methods for power distribution by an ethernet controller are disclosed. A first input port receives a first power carried by a first ethernet cable and sourced by a first source PoE device. A second input port receives a second power carried by a second ethernet cable and sourced by a second source PoE device. The first input port is at a first voltage lower than a minimum voltage of a specified input voltage range and the second input port is at a second voltage lower than the minimum voltage of the specified input voltage range. A controller, coupled to the first and second input ports, substantially equalizes current flowing across a first output port and a second output port, coupled to the downstream PoE devices, such that a load, caused by the downstream PoE devices, between the first output port and the second output port is shared.Type: GrantFiled: August 14, 2020Date of Patent: December 20, 2022Assignee: ARISTA NETWORKS, INC.Inventor: David Anthony Cananzi
-
Patent number: 11510338Abstract: A thermal management system is provided. The system includes a temperature sensor, a fan, an electronic circuit breaker (ECB) coupled to the fan to provide electric power to the fan. The system includes a controller coupled to the temperature sensor and the ECB, to direct the ECB to turn off the electric power to the fan responsive to detecting a temperature, from the temperature sensor less than a temperature threshold based on a temperature rating of the fan.Type: GrantFiled: February 1, 2019Date of Patent: November 22, 2022Assignee: ARISTA NETWORKS, INC.Inventors: David Anthony Cananzi, George Hong
-
Publication number: 20220052874Abstract: Systems and methods for power distribution by an ethernet controller are disclosed. A first input port receives a first power carried by a first ethernet cable and sourced by a first source PoE device. A second input port receives a second power carried by a second ethernet cable and sourced by a second source PoE device. The first input port is at a first voltage lower than a minimum voltage of a specified input voltage range and the second input port is at a second voltage lower than the minimum voltage of the specified input voltage range. A controller, coupled to the first and second input ports, substantially equalizes current flowing across a first output port and a second output port, coupled to the downstream PoE devices, such that a load, caused by the downstream PoE devices, between the first output port and the second output port is shared.Type: ApplicationFiled: August 14, 2020Publication date: February 17, 2022Inventor: David Anthony Cananzi
-
Patent number: 10997011Abstract: Methods and systems for handling a single event upset. The methods include, and/or the systems include functionality for, receiving, from a monitored device, data at a first input of an initial state change device; detecting, based on receiving the data, a state change; asserting, based on detecting the state change, an initial state change device enable signal; transferring the first data from the first input to a first output of the initial state change device (which may be operatively connected to a second input of a state hold device); triggering, based on detecting the state change, a delay counter; making a determination that the delay period counted by the delay counter expired without receipt of an error detection signal; and based on the determination, asserting a state hold device enable signal to allow the data to pass from the second input to a second output of the state hold device.Type: GrantFiled: December 17, 2019Date of Patent: May 4, 2021Assignee: Arista Networks, Inc.Inventors: David Anthony Cananzi, Elliott B. Van Hartingsveldt, Michael Romain
-
Publication number: 20200253085Abstract: A thermal management system is provided. The system includes a temperature sensor, a fan, an electronic circuit breaker (ECB) coupled to the fan to provide electric power to the fan. The system includes a controller coupled to the temperature sensor and the ECB, to direct the ECB to turn off the electric power to the fan responsive to detecting a temperature, from the temperature sensor less than a temperature threshold based on a temperature rating of the fan.Type: ApplicationFiled: February 1, 2019Publication date: August 6, 2020Inventors: David Anthony Cananzi, George Hong
-
Publication number: 20200142764Abstract: Methods and systems for handling a single event upset. The methods include, and/or the systems include functionality for, receiving, from a monitored device, data at a first input of an initial state change device; detecting, based on receiving the data, a state change; asserting, based on detecting the state change, an initial state change device enable signal; transferring the first data from the first input to a first output of the initial state change device (which may be operatively connected to a second input of a state hold device); triggering, based on detecting the state change, a delay counter; making a determination that the delay period counted by the delay counter expired without receipt of an error detection signal; and based on the determination, asserting a state hold device enable signal to allow the data to pass from the second input to a second output of the state hold device.Type: ApplicationFiled: December 17, 2019Publication date: May 7, 2020Inventors: David Anthony Cananzi, Elliott B. Van Hartingsveldt, Michael Romain
-
Patent number: 10565048Abstract: Methods and systems for handling a single event upset. The methods include, and/or the systems include functionality for, receiving, from a monitored device, data at a first input of an initial state change device; detecting, based on receiving the data, a state change; asserting, based on detecting the state change, an initial state change device enable signal; transferring the first data from the first input to a first output of the initial state change device (which may be operatively connected to a second input of a state hold device); triggering, based on detecting the state change, a delay counter; making a determination that the delay period counted by the delay counter expired without receipt of an error detection signal; and based on the determination, asserting a state hold device enable signal to allow the data to pass from the second input to a second output of the state hold device.Type: GrantFiled: December 1, 2017Date of Patent: February 18, 2020Assignee: Arista Networks, Inc.Inventors: David Anthony Cananzi, Elliott B. Van Hartingsveldt, Michael Romain
-
Publication number: 20190171508Abstract: Methods and systems for handling a single event upset. The methods include, and/or the systems include functionality for, receiving, from a monitored device, data at a first input of an initial state change device; detecting, based on receiving the data, a state change; asserting, based on detecting the state change, an initial state change device enable signal; transferring the first data from the first input to a first output of the initial state change device (which may be operatively connected to a second input of a state hold device); triggering, based on detecting the state change, a delay counter; making a determination that the delay period counted by the delay counter expired without receipt of an error detection signal; and based on the determination, asserting a state hold device enable signal to allow the data to pass from the second input to a second output of the state hold device.Type: ApplicationFiled: December 1, 2017Publication date: June 6, 2019Inventors: David Anthony Cananzi, Elliott B. Van Hartingsveldt, Michael Romain
-
Patent number: 10298241Abstract: A bidirectional clock synchronization circuit is provided. The circuit includes a bidirectional port having an input/output terminal and a transceiver, having a first interface with a unidirectional input and a unidirectional output, and a second interface with a bidirectional input/output coupled to the input/output terminal of the bidirectional port. The circuit includes a phase locked loop (PLL), having an output coupled to the unidirectional input of the transceiver, and having an input coupled to the unidirectional output of the transceiver, the phase locked loop selectable as to frequency range for the input or the output of the phase locked loop.Type: GrantFiled: March 24, 2017Date of Patent: May 21, 2019Assignee: ARISTA NETWORKS, INC.Inventor: David Anthony Cananzi