Patents by Inventor David B. Scott
David B. Scott has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7091766Abstract: State retention registers for use in low-power standby modes of digital IC operation are provided, wherein: a differential circuit (M1?M3; M1?M4) is used to load the shadow latch from the normal functional latch; the signal (REST, RESTZ) used to restore data from the shadow latch to the normal functional latch is a “don't care” signal while the shadow latch is retaining the data during low-power standby mode; retained data from the shadow latch is restored to the normal functional latch via a transistor gate connected to a node (N10) of the shadow latch where the retained data is provided; a power supply (VDD) other than the shadow latch's power supply (VRETAIN) powers the data restore operation; and the normal functional latch is operable independently of the operational states of the high Vt transistors (M1, M2, M5 and M6; M3, M4, M5 and M6) used to implement the state retention functionality.Type: GrantFiled: July 3, 2003Date of Patent: August 15, 2006Assignee: Texas Instruments IncorporatedInventors: Uming Ko, David B. Scott, Sumanth Gururajarao, Hugh Mair
-
Patent number: 6989702Abstract: State retention registers for use in low-power standby modes of digital IC operation are provided, wherein: a differential circuit (M1–M3; M1–M4) is used to load the shadow latch from the normal functional latch; the signal (REST, RESTZ) used to restore data from the shadow latch to the normal functional latch is a “don't care” signal while the shadow latch is retaining the data during low-power standby mode; retained data from the shadow latch is restored to the normal functional latch via a transistor gate connected to anode (N10) of the shadow latch where the retained data is provided; a power supply (VDD) other than the shadow latch's power supply (VRETAIN) powers the data restore operation; and the normal functional latch is operable independently of the operational states of the high Vt transistors (M1, M2, M5 and M6; M3, M4, M5 and M6) used to implement the state retention functionality.Type: GrantFiled: July 3, 2003Date of Patent: January 24, 2006Assignee: Texas Instruments IncorporatedInventors: Uming Ko, David B. Scott, Sumanth Gururajarao, Hugh T. Mair, Peter H. Cumming, Franck Dahan
-
Patent number: 6956398Abstract: The method for powering down a circuit for a data retention mode includes: changing a supply voltage node from an active power voltage level to an inactive power level; coupling a source of a P channel device to the supply voltage node; providing a retaining power supply voltage level to a back gate of the P channel device; changing a drain voltage of the P channel device to a reference voltage level, wherein the reference voltage level is different from the retaining power supply voltage level; and changing a gate voltage of the P channel device to the reference voltage level.Type: GrantFiled: March 23, 2004Date of Patent: October 18, 2005Assignee: Texas Instruments IncorporatedInventors: Hugh Mair, Luan A. Dang, Xiaowei Deng, George B. Jamison, Tam M. Tran, Shyh-Horng Yang, David B. Scott
-
Patent number: 6831337Abstract: A method of forming a transistor (70) in a semiconductor active area (78). The method forms a gate structure (G2) in a fixed relationship to the semiconductor active area thereby defining a first source/drain region (R1) adjacent a first gate structure sidewall and a second source/drain region (R2) adjacent a second sidewall gate structure. The method also forms a lightly doped diffused region (801) formed in the first source/drain region and extending under the gate structure, wherein the lightly doped diffused region comprises a varying resistance in a direction parallel to the gate structure.Type: GrantFiled: July 17, 2003Date of Patent: December 14, 2004Assignee: Texas Instruments IncorporatedInventors: Zhiqiang Wu, David B. Scott
-
Patent number: 6773972Abstract: A method of forming a semiconductor circuit (20). The method forms a first transistor (NT1) using various steps, such as by forming a first source/drain region (361) as a first doped region in a fixed relationship to a semiconductor substrate (22) and forming a second source/drain region (362) as a second doped region in a fixed relationship to the semiconductor substrate. The second doped region and the first doped region are of a same conductivity type. Additionally, the first transistor is formed by forming a first gate (283) in a fixed relationship to the first source/drain region and the second drain region. The method also forms a second transistor (ST1) using various steps, such as by forming a third source/drain region (341) as a third doped region in a fixed relationship to the semiconductor substrate and forming a fourth source/drain region (342) as a fourth doped region in a fixed relationship to the semiconductor substrate.Type: GrantFiled: December 13, 2001Date of Patent: August 10, 2004Assignee: Texas Instruments IncorporatedInventors: Andrew Marshall, Youngmin Kim, David B Scott, Douglas E. Mercer
-
Patent number: 6730582Abstract: A method of forming a transistor (70) in a semiconductor active area (78). The method forms a gate structure (G2) in a fixed relationship to the semiconductor active area thereby defining a first source/drain region (R1) adjacent a first gate structure sidewall and a second source/drain region (R2) adjacent a second sidewall gate structure. The method also forms a lightly doped diffused region (801) formed in the first source/drain region and extending under the gate structure, wherein the lightly doped diffused region comprises a varying resistance in a direction parallel to the gate structure.Type: GrantFiled: December 14, 2001Date of Patent: May 4, 2004Assignee: Texas Instruments IncorporatedInventors: Zhiqiang Wu, David B. Scott
-
Patent number: 6727578Abstract: A semiconductor device (200) having a substrate routed power supply voltage is disclosed. The semiconductor device (200) includes a relatively highly doped substrate (302) and an epitaxial layer (304) formed over the substrate (302). In one embodiment (200), a surrounding conductive structure (202) is formed on the peripheral edges of the semiconductor device (200) die. The surrounding conductive structure (202) is coupled to the substrate (302). In another embodiment, the back side of the die (404) is coupled to the conductive portion (402) of an integrated circuit package. The conductive portion (402) is coupled to a power supply voltage. In another embodiment (700), the surrounding conductive structure (702) is coupled to a power supply voltage by one or more bond pads (710) formed on, or coupled to, the surrounding conductive structure (702).Type: GrantFiled: September 9, 1999Date of Patent: April 27, 2004Assignee: Texas Instruments IncorporatedInventors: David B. Scott, Heng-Chih Lin
-
Publication number: 20040051574Abstract: State retention registers for use in low-power standby modes of digital IC operation are provided, wherein: a differential circuit (M1-M3; M1-M4) is used to load the shadow latch from the normal functional latch; the signal (REST, RESTZ) used to restore data from the shadow latch to the normal functional latch is a “don't care” signal while the shadow latch is retaining the data during low-power standby mode; retained data from the shadow latch is restored to the normal functional latch via a transistor gate connected to anode (N10) of the shadow latch where the retained data is provided; a power supply (VDD) other than the shadow latch's power supply (VRETAIN) powers the data restore operation; and the normal functional latch is operable independently of the operational states of the high Vt transistors (M1, M2, M5 and M6; M3, M4, M5 and M6) used to implement the state retention functionality.Type: ApplicationFiled: July 3, 2003Publication date: March 18, 2004Inventors: Uming Ko, David B. Scott, Sumanth Gururajarao, Hugh T. Mair, Peter H. Cumming, Franck Dahan
-
Publication number: 20040014293Abstract: A method of forming a transistor (70) in a semiconductor active area (78). The method forms a gate structure (G2) in a fixed relationship to the semiconductor active area thereby defining a first source/drain region (R1) adjacent a first gate structure sidewall and a second source/drain region R2) adjacent a second sidewall gate structure. The method also forms a lightly doped diffused region (801) formed in the first source/drain region and extending under the gate structure, wherein the lightly doped diffused region comprises a varying resistance in a direction parallel to the gate structure.Type: ApplicationFiled: July 17, 2003Publication date: January 22, 2004Inventors: Zhiqiang Wu, David B. Scott
-
Publication number: 20040008071Abstract: State retention registers for use in low-power standby modes of digital IC operation are provided, wherein: a differential circuit (M1−M3; M1−M4) is used to load the shadow latch from the normal functional latch; the signal (REST, RESTZ) used to restore data from the shadow latch to the normal functional latch is a “don't care” signal while the shadow latch is retaining the data during low-power standby mode; retained data from the shadow latch is restored to the normal functional latch via a transistor gate connected to a node (N10) of the shadow latch where the retained data is provided; a power supply (VDD) other than the shadow latch's power supply (VRETAIN) powers the data restore operation; and the normal functional latch is operable independently of the operational states of the high Vt transistors (M1, M2, M5 and M6; M3, M4, M5 and M6) used to implement the state retention functionality.Type: ApplicationFiled: July 3, 2003Publication date: January 15, 2004Inventors: Uming Ko, David B. Scott, Sumanth Gururajarao, Hugh T Mair
-
Patent number: 6678202Abstract: A method is provided for reducing standby power in a memory array including a plurality of transistors. Each of the transistors includes a drain, a source and a gate. The method includes providing a memory array column (30) including a plurality of memory cells (10). Each memory cell (10) includes drive transistors (12). A current limiting transistor (34) is coupled to the drive transistors (12). A mode signal (38) is coupled to the current limiting transistor (34). The mode signal (38) is operable to deactivate the current limiting transistor (34). The current limiting transistor (34) is deactivated when the mode signal (38) indicates that the memory array column (30) is in a standby mode.Type: GrantFiled: November 25, 2001Date of Patent: January 13, 2004Assignee: Texas Instruments IncorporatedInventor: David B. Scott
-
Patent number: 6620692Abstract: A transistor (50) comprising a gate conductor (68) and a gate insulator (66) separating the gate conductor from a semiconductor material (64) having a first conductivity type. The transistor further comprises a drain region (782) having the first conductivity type. The transistor further comprises an angular implanted region (70) having a second conductivity type complementary of the first conductivity type and having an angular implanted region edge (70a) underlying the gate conductor, and the transistor includes a source region (781) formed at least in part within the angular implanted region. Finally, a transistor channel (74) is defined between an edge (71a) of the source region proximate the gate conductor and the angular implanted region edge (70a) underlying the gate conductor.Type: GrantFiled: April 26, 2002Date of Patent: September 16, 2003Assignee: Texas Instruments IncorporatedInventors: David B. Scott, Dan M. Mosher
-
Patent number: 6585328Abstract: A customized mattress evaluation system allows for uniquely designed mattresses based upon a particular customer's physical attributes. The system allows a retail mattress store to collect data from a sensor pad positioned on top of a support surface to generate a pressure profile for that person. The pressure profile and other information are used to generate specific mattress design parameters or co-efficients which are then utilized in designing a specific mattress uniquely customized for that person. Body type coefficients characteristic of an individual customer are correlated with coefficients developed for test persons for which various bedding products have been optimized. The optimization includes the rating of various bedding products for various body types by minimizing support pressures across the mattress and optimizing lumbar support for desired spinal curvature.Type: GrantFiled: April 7, 2000Date of Patent: July 1, 2003Assignee: L&P Property Management CompanyInventors: Robert D. Oexman, David B. Scott
-
Publication number: 20030102492Abstract: A transistor (50) comprising a gate conductor (68) and a gate insulator (66) separating the gate conductor from a semiconductor material (64) having a first conductivity type. The transistor further comprises a drain region (722) having the first conductivity type. The transistor further comprises an angular implanted region (70) having a second conductivity type complementary of the first conductivity type and having an angular implanted region edge (70a) underlying the gate conductor, and the transistor includes a source region (721) formed at least in part within the angular implanted region. Finally, a transistor channel (74) is defined between an edge (72a1) of the source region proximate the gate conductor and the angular implanted region edge (70a) underlying the gate conductor.Type: ApplicationFiled: April 26, 2002Publication date: June 5, 2003Inventors: David B. Scott, Dan M. Mosher
-
Patent number: 6426655Abstract: A circuit is designed with a decode circuit (313-315) having a first output terminal (319). The decode circuit is coupled to receive an address signal (81, 82, 85) having a first voltage range for producing a first output signal having one of a first and second logic levels. An output circuit (307, 309) is coupled to receive the first output signal and a power supply signal. The output circuit produces a second output signal having a second voltage range. A first latch transistor (301) is coupled to receive the second output signal. The first latch transistor is arranged to couple the first output terminal to a voltage terminal (209) in response to one of a first and second logic state of the second output signal. A second latch transistor (317) is coupled to receive the second output signal.Type: GrantFiled: March 20, 2001Date of Patent: July 30, 2002Assignee: Texas Instruments IncorporatedInventors: Stewart M. DeSoto, David B. Scott
-
Publication number: 20020084493Abstract: A method of forming a semiconductor circuit (20). The method forms a first transistor (NT1) using various steps, such as by forming a first source/drain region (361) as a first doped region in a fixed relationship to a semiconductor substrate (22) and forming a second source/drain region (362) as a second doped region in a fixed relationship to the semiconductor substrate. The second doped region and the first doped region are of a same conductivity type. Additionally, the first transistor is formed by forming a first gate (283) in a fixed relationship to the first source/drain region and the second drain region. The method also forms a second transistor (ST1) using various steps, such as by forming a third source/drain region (341) as a third doped region in a fixed relationship to the semiconductor substrate and forming a fourth source/drain region (342) as a fourth doped region in a fixed relationship to the semiconductor substrate.Type: ApplicationFiled: December 13, 2001Publication date: July 4, 2002Inventors: Andrew Marshall, Youngmin Kim, David B. Scott, Douglas E. Mercer
-
Publication number: 20020079546Abstract: A method of forming a transistor (70) in a semiconductor active area (78). The method forms a gate structure (G2) in a fixed relationship to the semiconductor active area thereby defining a first source/drain region (R1) adjacent a first gate structure sidewall and a second source/drain region (R2) adjacent a second sidewall gate structure. The method also forms a lightly doped diffused region (801) formed in the first source/drain region and extending under the gate structure, wherein the lightly doped diffused region comprises a varying resistance in a direction parallel to the gate structure.Type: ApplicationFiled: December 14, 2001Publication date: June 27, 2002Inventors: Zhiqiang Wu, David B. Scott
-
Publication number: 20020080676Abstract: A method is provided for reducing standby power in a memory array including a plurality of transistors. Each of the transistors includes a drain, a source and a gate. The method includes providing a memory array column (30) including a plurality of memory cells (10). Each memory cell (10) includes drive transistors (12). A current limiting transistor (34) is coupled to the drive transistors (12). A mode signal (38) is coupled to the current limiting transistor (34). The mode signal (38) is operable to deactivate the current limiting transistor (34). The current limiting transistor (34) is deactivated when the mode signal (38) indicates that the memory array column (30) is in a standby mode.Type: ApplicationFiled: November 25, 2001Publication date: June 27, 2002Inventor: David B. Scott
-
Publication number: 20020063263Abstract: A transistor (50) comprising a gate conductor (68) and a gate insulator (66) separating the gate conductor from a semiconductor material (64) having a first conductivity type. The transistor further comprises a drain region (722) having the first conductivity type. The transistor further comprises an angular implanted region (70) having a second conductivity type complementary of the first conductivity type and having an angular implanted region edge (70a) underlying the gate conductor, and the transistor includes a source region (721) formed at least in part within the angular implanted region. Finally, a transistor channel (74) is defined between an edge (72a1) of the source region proximate the gate conductor and the angular implanted region edge (70a) underlying the gate conductor.Type: ApplicationFiled: November 30, 2001Publication date: May 30, 2002Inventors: David B. Scott, Dan M. Mosher
-
Patent number: 6278297Abstract: A circuit is designed with a decode circuit (313-315) having a first output terminal (319). The decode circuit is coupled to receive an address signal (81, 82, 85) having a first voltage range for producing a first output signal having one of a first and second logic levels. An output circuit (307, 309) is coupled to receive the first output signal and a power supply signal. The output circuit produces a second output signal having a second voltage range. A first latch transistor (301) is coupled to receive the second output signal. The first latch transistor is arranged to couple the first output terminal to a voltage terminal (209) in response to one of a first and second logic state of the second output signal. A second latch transistor (317) is coupled to receive the second output signal. The second latch transistor is arranged to couple the first output terminal to a reference terminal (318) in response to another of the first and second logic state of the second output signal.Type: GrantFiled: September 14, 1999Date of Patent: August 21, 2001Assignee: Texas Instruments IncorporatedInventors: Stewart M. DeSoto, David B. Scott