Patents by Inventor Dennis P. Bouldin
Dennis P. Bouldin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6492207Abstract: A structure and method of fabricating a metallization fuse line is disclosed. The structure can be formed on a semiconductor substrate, including an insulator structure formed on the substrate, the insulator structure having an upper layer and a lower layer, the upper being thinner than the lower, the insulator structure having a plurality of openings of varying depth, and a metal structure inlaid in the insulator structure, the metal structure having first and second portions and a third portion there between that is substantially more resistive than the first and second portions, the third portion having a thickness substantially- similar to the thickness of the upper layer of the insulator structure. The upper layer includes a nitride, the lower layer includes an oxide and the metal structure includes copper. The fuse structure allows formation of “easy to laser delete” thin metal fuses within segments of thick metal lines.Type: GrantFiled: April 26, 2001Date of Patent: December 10, 2002Assignee: International Business Machines CorporationInventors: Dennis P. Bouldin, Timothy H. Daubenspeck, William T. Motsiff
-
Patent number: 6455914Abstract: A structure and method of fabricating a metallization fuse line is disclosed. The structure can be formed on a semiconductor substrate, including an insulator structure formed on the substrate, the insulator structure having an upper layer and a lower layer, the upper being thinner than the lower, the insulator structure having a plurality of openings of varying depth, and a metal structure inlaid in the insulator structure, the metal structure having first and second portions and a third portion there between that is substantially more resistive than the first and second portions, the third portion having a thickness substantially similar to the thickness of the upper layer of the insulator structure. The upper layer includes a nitride, the lower layer includes an oxide and the metal structure includes copper. The fuse structure allows formation of “easy to laser delete” thin metal fuses within segments of thick metal lines.Type: GrantFiled: April 26, 2001Date of Patent: September 24, 2002Assignee: International Business Machines CorporationInventors: Dennis P. Bouldin, Timothy H. Daubenspeck, William T. Motsiff
-
Publication number: 20010034084Abstract: A structure and method of fabricating a metallization fuse line is disclosed. The structure can be formed on a semiconductor substrate, including an insulator structure formed on the substrate, the insulator structure having an upper layer and a lower layer, the upper being thinner than the lower, the insulator structure having a plurality of openings of varying depth, and a metal structure inlaid in the insulator structure, the metal structure having first and second portions and a third portion there between that is substantially more resistive than the first and second portions, the third portion having a thickness substantially- similar to the thickness of the upper layer of the insulator structure. The upper layer includes a nitride, the lower layer includes an oxide and the metal structure includes copper. The fuse structure allows formation of “easy to laser delete” thin metal fuses within segments of thick metal lines.Type: ApplicationFiled: April 26, 2001Publication date: October 25, 2001Applicant: International Business Machines CorporationInventors: Dennis P. Bouldin, Timothy H. Daubenspeck, William T. Motsiff
-
Publication number: 20010031516Abstract: A structure and method of fabricating a metallization fuse line is disclosed. The structure can be formed on a semiconductor substrate, including an insulator structure formed on the substrate, the insulator structure having an upper layer and a lower layer, the upper being thinner than the lower, the insulator structure having a plurality of openings of varying depth, and a metal structure inlaid in the insulator structure, the metal structure having first and second portions and a third portion there between that is substantially more resistive than the first and second portions, the third portion having a thickness substantially similar to the thickness of the upper layer of the insulator structure. The upper layer includes a nitride, the lower layer includes an oxide and the metal structure includes copper. The fuse structure allows formation of “easy to laser delete” thin metal fuses within segments of thick metal lines.Type: ApplicationFiled: April 26, 2001Publication date: October 18, 2001Inventors: Dennis P. Bouldin, Timothy H. Daubenspeck, William T. Motsiff
-
Patent number: 6261873Abstract: A structure and method of fabricating a metallization fuse line is disclosed. The structure can be formed on a semiconductor substrate, including an insulator structure formed on the substrate, the insulator structure having an upper layer and a lower layer, the upper being thinner than the lower, the insulator structure having a plurality of openings of varying depth, and a metal structure inlaid in the insulator structure, the metal structure having first and second portions and a third portion there between that is substantially more resistive than the first and second portions, the third portion having a thickness substantially similar to the thickness of the upper layer of the insulator structure. The upper layer includes a nitride, the lower layer includes an oxide and the metal structure includes copper. The fuse structure allows formation of “easy to laser delete” thin metal fuses within segments of thick metal lines.Type: GrantFiled: April 29, 1999Date of Patent: July 17, 2001Assignee: International Business Machines CorporationInventors: Dennis P. Bouldin, Timothy H. Daubenspeck, William T. Motsiff
-
Patent number: 5514974Abstract: Method and test structures for accurately flagging metal failure on a semiconductor wafer include a monitor structure and a control structure, each of which has a plurality of metal segments. At least one metal segment of the monitor structure has a length prone to failure, while the length of the metal segments in the control structure are such that the control structure is resistant to metal failure. The monitor and control structures are predesigned to have equal resistance when there is no metal failure and a measurable resistance difference upon metal failure in that segment of the monitor structure prone to failure. Upon detecting metal failure in the test device, the wafer is flagged as potentially having metal failure in active circuitry interconnect wiring.Type: GrantFiled: October 12, 1994Date of Patent: May 7, 1996Assignee: International Business Machines CorporationInventor: Dennis P. Bouldin
-
Patent number: 4481046Abstract: A method for diffusing a conductivity determining impurity in a semiconductor substrate and making electrical contact thereto by depositing a conductive layer made of a rare earth hexaboride material containing a predetermined amount of silicon in it over a surface portion of the substrate and heating the substrate for a predetermined period of time at a predetermined temperature which is sufficient to cause boron from the hexaboride material to diffuse into the adjoining portion of the substrate to modify its conductor characteristics. At the same time a good electrical ohmic contact is established between the conductive layer and the adjoining substrate portion while the conductive layer retains its conductivity even after the outdiffusion of some of its boron into the substrate during the heat treatment.Type: GrantFiled: September 29, 1983Date of Patent: November 6, 1984Assignee: International Business Machines CorporationInventors: Dennis P. Bouldin, Dale P. Hallock, Stanley Roberts, James G. Ryan