Patents by Inventor Edward A. Beam, III
Edward A. Beam, III has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12166118Abstract: A layer of yttrium (Y) and aluminum nitride (AlN) is employed as a back-barrier to improve confinement of electrons within a channel layer of a high electron mobility transistor (HEMT). As HEMT dimensions are reduced and a channel length decreases, current control provided by a gate also decreases, and it becomes more difficult to “pinch-off” current flow through the channel. A back-barrier layer on a back side of the channel layer improves confinement of electrons to improve pinch-off but does not cause a second 2DEG to be formed below the back-barrier layer. The YAlN layer can be lattice-matched to the channel layer to avoid lattice strain, and a thin layer of YAlN provides less thermal resistance than HEMTs made with thicker back-barrier materials. Due to its chemical nature, a YAlN layer can be used as an etch stop layer.Type: GrantFiled: January 7, 2022Date of Patent: December 10, 2024Assignee: Qorvo US, Inc.Inventors: Edward Beam, III, Jinqiao Xie, Antonio Lucero
-
Publication number: 20230290834Abstract: A semiconductor device is disclosed. The semiconductor device has a substrate with a gallium nitride layer (14) disposed over the substrate. A scandium aluminum nitride layer (10) is disposed over the gallium nitride layer. A source (18) is in contact with the gallium nitride layer, and a drain (20) is spaced from the source, wherein the drain is in contact with the gallium nitride layer.Type: ApplicationFiled: August 5, 2021Publication date: September 14, 2023Inventors: Jinqiao Xie, Edward A. Beam, III
-
Publication number: 20230223467Abstract: A layer of yttrium (Y) and aluminum nitride (AlN) is employed as a back-barrier to improve confinement of electrons within a channel layer of a high electron mobility transistor (HEMT). As HEMT dimensions are reduced and a channel length decreases, current control provided by a gate also decreases, and it becomes more difficult to “pinch-off” current flow through the channel. A back-barrier layer on a back side of the channel layer improves confinement of electrons to improve pinch-off but does not cause a second 2DEG to be formed below the back-barrier layer. The YAlN layer can be lattice-matched to the channel layer to avoid lattice strain, and a thin layer of YAlN provides less thermal resistance than HEMTs made with thicker back-barrier materials. Due to its chemical nature, a YAlN layer can be used as an etch stop layer.Type: ApplicationFiled: January 7, 2022Publication date: July 13, 2023Inventors: Edward Beam, III, Jinqiao Xie, Antonio Lucero
-
Publication number: 20230135911Abstract: Molecular beam epitaxy (MBE) reactor structures for the unit process of n+GaN contact regrowth using ammonia as a nitrogen source are provided. Structures and methods for enhancing evacuation of ammonia in a GaN regrowth process are also provided.Type: ApplicationFiled: November 4, 2022Publication date: May 4, 2023Inventors: Edward A. Beam, III, Jinqiao Xie, Antonio Lucero
-
Patent number: 10734512Abstract: A high electron mobility transistor (HEMT) device with epitaxial layers that provide an electron Hall mobility of 1080±5% centimeters squared per volt-second (cm2/V·s) at room temperature for a charge density of 3.18×1013/cm2 and method of making the HEMT device is disclosed. The epitaxial layers include a channel layer made of gallium nitride (GaN), a first spacer layer made of aluminum nitride (AlN) that resides over the channel layer, a first spacer layer made of AlXGa(1-X)N that resides over the first spacer layer, and a first barrier layer made of ScyAlzGa(1-y-z)N that resides over the second spacer layer. In at least one embodiment, a second barrier layer made of AlXGa(1-X)N is disposed over the first barrier layer.Type: GrantFiled: April 12, 2019Date of Patent: August 4, 2020Assignee: Qorvo US, Inc.Inventors: Edward A. Beam, III, Jinqiao Xie
-
Patent number: 10636881Abstract: A high electron mobility transistor (HEMT) device with epitaxial layers that include a gallium nitride (GaN) layer and an aluminum (Al) based layer having an interface with the GaN layer is disclosed. The Al based layer includes Al and an alloying element that is selected from Group IIIB transition metals of the periodic table of elements. The epitaxial layers are disposed over the substrate. A gate contact, a drain contact, and a source contact are disposed on a surface of the epitaxial layers such that the source contact and the drain contact are spaced apart from the gate contact and each other. The alloying element relieves lattice stress between the GaN layer and the Al based layer while maintaining a high sheet charge density within the HEMT device.Type: GrantFiled: October 21, 2016Date of Patent: April 28, 2020Assignee: Qorvo US, Inc.Inventors: Edward A. Beam, III, Jinqiao Xie
-
Patent number: 10593764Abstract: A high electron mobility transistor (HEMT) device with epitaxial layers that include a gallium nitride (GaN) layer and an aluminum (Al) based layer having an interface with the GaN layer is disclosed. The Al based layer includes Al and an alloying element that is selected from Group IIIB transition metals of the periodic table of elements. The epitaxial layers are disposed over the substrate. A gate contact, a drain contact, and a source contact are disposed on a surface of the epitaxial layers such that the source contact and the drain contact are spaced apart from the gate contact and each other. The alloying element relieves lattice stress between the GaN layer and the Al based layer while maintaining a high sheet charge density within the HEMT device.Type: GrantFiled: October 21, 2016Date of Patent: March 17, 2020Assignee: Qorvo US, Inc.Inventors: Edward A. Beam, III, Jinqiao Xie
-
Patent number: 10559665Abstract: A field-effect transistor having a transconductance (gm) that remains within 65% of a maximum gm value over at least 85% of a gate voltage range that transitions the field-effect transistor between an on-state that allows substantial current flow through the channel layer and an off-state that prevents substantial current flow through the channel layer is disclosed. The field-effect transistor includes a substrate and a channel layer having a proximal boundary relative to the substrate and a distal boundary relative to the substrate. The channel layer is disposed over the substrate and comprises a compound semiconductor material that includes at least one element having a concentration that is graded between the proximal boundary and the distal boundary.Type: GrantFiled: May 13, 2019Date of Patent: February 11, 2020Assignee: Qorvo US, Inc.Inventors: Jinqiao Xie, Edward A. Beam, III
-
Publication number: 20190267452Abstract: A field-effect transistor having a transconductance (gm) that remains within 65% of a maximum gm value over at least 85% of a gate voltage range that transitions the field-effect transistor between an on-state that allows substantial current flow through the channel layer and an off-state that prevents substantial current flow through the channel layer is disclosed. The field-effect transistor includes a substrate and a channel layer having a proximal boundary relative to the substrate and a distal boundary relative to the substrate. The channel layer is disposed over the substrate and comprises a compound semiconductor material that includes at least one element having a concentration that is graded between the proximal boundary and the distal boundary.Type: ApplicationFiled: May 13, 2019Publication date: August 29, 2019Inventors: Jinqiao Xie, Edward A. Beam, III
-
Publication number: 20190237570Abstract: A high electron mobility transistor (HEMT) device with epitaxial layers that provide an electron Hall mobility of 1080±5% centimeters squared per volt-second (cm2/V·s) at room temperature for a charge density of 3.18×1013/cm2 and method of making the HEMT device is disclosed. The epitaxial layers include a channel layer made of gallium nitride (GaN), a first spacer layer made of aluminum nitride (AlN) that resides over the channel layer, a first spacer layer made of AlXGa(1-X)N that resides over the first spacer layer, and a first barrier layer made of ScyAlzGa(1-y-z)N that resides over the second spacer layer. In at least one embodiment, a second barrier layer made of AlXGa(1-X)N is disposed over the first barrier layer.Type: ApplicationFiled: April 12, 2019Publication date: August 1, 2019Inventors: Edward A. Beam, III, Jinqiao Xie
-
Patent number: 10290713Abstract: A field-effect transistor having a transconductance (gm) that remains within 65% of a maximum gm value over at least 85% of a gate voltage range that transitions the field-effect transistor between an on-state that allows substantial current flow through the channel layer and an off-state that prevents substantial current flow through the channel layer is disclosed. The field-effect transistor includes a substrate and a channel layer having a proximal boundary relative to the substrate and a distal boundary relative to the substrate. The channel layer is disposed over the substrate and comprises a compound semiconductor material that includes at least one element having a concentration that is graded between the proximal boundary and the distal boundary.Type: GrantFiled: May 16, 2018Date of Patent: May 14, 2019Assignee: Qorvo US, Inc.Inventors: Jinqiao Xie, Edward A. Beam, III
-
Publication number: 20190035895Abstract: A field-effect transistor having a transconductance (gm) that remains within 65% of a maximum gm value over at least 85% of a gate voltage range that transitions the field-effect transistor between an on-state that allows substantial current flow through the channel layer and an off-state that prevents substantial current flow through the channel layer is disclosed. The field-effect transistor includes a substrate and a channel layer having a proximal boundary relative to the substrate and a distal boundary relative to the substrate. The channel layer is disposed over the substrate and comprises a compound semiconductor material that includes at least one element having a concentration that is graded between the proximal boundary and the distal boundary.Type: ApplicationFiled: May 16, 2018Publication date: January 31, 2019Inventors: Jinqiao Xie, Edward A. Beam, III
-
Patent number: 10177247Abstract: A precursor cell for a transistor having a foundation structure, a mask structure, and a gallium nitride (GaN) PN structure is provided. The mask structure is provided over the foundation structure to expose a first area of a top surface of the foundation structure. The GaN PN structure resides over the first area and at least a portion of the mask structure and has a continuous crystalline structure with no internal regrowth interfaces. The GaN PN structure comprises a drift region over the first area, a control region laterally adjacent the drift region, and a PN junction formed between the drift region and the control region. Since the drift region and the control region form the PN junction having no internal regrowth interfaces, the GaN PN structure has a continuous crystalline structure with reduced regrowth related defects at the interface of the drift region and the control region.Type: GrantFiled: August 21, 2017Date of Patent: January 8, 2019Assignee: Qorvo US, Inc.Inventors: Jinqiao Xie, Xing Gu, Edward A. Beam, III
-
Patent number: 10090172Abstract: The present disclosure relates to a process of forming a semiconductor device with a high thermal conductivity substrate. According to an exemplary process, a semiconductor precursor including a substrate structure, a buffer structure over the substrate structure, and a channel structure over the buffer structure is provided. The channel structure has a first channel surface and a second channel surface, which is opposite the first channel surface, adjacent to the buffer structure, and has a first polarity. Next, a high thermal conductivity substrate with a thermal conductivity greater than 400 W/mK is formed over the first channel surface. A heat sink carrier is then provided over the high thermal conductivity substrate. Next, the substrate structure and the buffer structure are removed to provide a thermally enhanced semiconductor device with an exposed surface, which has the first polarity.Type: GrantFiled: August 30, 2016Date of Patent: October 2, 2018Assignee: Qorvo US, Inc.Inventors: Xing Gu, Jinqiao Xie, Edward A. Beam, III, Cathy Lee
-
Patent number: 10037899Abstract: The present disclosure relates to a process of forming a high thermal conductivity substrate for an Aluminum/Gallium/Indium (III)-Nitride semiconductor device. According to an exemplary process, a semiconductor precursor including a substrate structure and a buffer structure is provided. The buffer structure is formed over the substrate structure and has a first buffer surface and a second buffer surface. Herein, the second buffer surface is adjacent to the substrate structure and the first buffer surface is opposite the second buffer surface. Next, a high thermal conductivity substrate with a thermal conductivity greater than 400 W/mK is formed over the first buffer surface. A heat sink carrier is then provided over the high thermal conductivity substrate. The substrate structure is then substantially removed to provide a thermally enhanced precursor for the III-Nitride semiconductor device.Type: GrantFiled: August 30, 2016Date of Patent: July 31, 2018Assignee: Qorvo US, Inc.Inventors: Xing Gu, Jinqiao Xie, Edward A. Beam, III, Cathy Lee
-
Publication number: 20180212045Abstract: A precursor cell for a transistor having a foundation structure, a mask structure, and a gallium nitride (GaN) PN structure is provided. The mask structure is provided over the foundation structure to expose a first area of a top surface of the foundation structure. The GaN PN structure resides over the first area and at least a portion of the mask structure and has a continuous crystalline structure with no internal regrowth interfaces. The GaN PN structure comprises a drift region over the first area, a control region laterally adjacent the drift region, and a PN junction formed between the drift region and the control region. Since the drift region and the control region form the PN junction having no internal regrowth interfaces, the GaN PN structure has a continuous crystalline structure with reduced regrowth related defects at the interface of the drift region and the control region.Type: ApplicationFiled: August 21, 2017Publication date: July 26, 2018Inventors: Jinqiao Xie, Xing Gu, Edward A. Beam, III
-
Patent number: 9972708Abstract: A semiconductor device includes a substrate, a relaxation layer, a channel layer, a polarization compensation layer, and a barrier layer. The relaxation layer is over the substrate and configured to reduce a total strain of the semiconductor device. The channel layer is over the relaxation layer. The polarization compensation layer is between the relaxation layer and the channel layer and configured to reduce a polarization between the relaxation layer and the channel layer. The barrier layer is over the relaxation layer and configured to polarize a junction between the barrier layer and the channel layer to induce a two-dimensional electron gas in the channel layer.Type: GrantFiled: March 24, 2017Date of Patent: May 15, 2018Assignee: Qorvo US, Inc.Inventors: Jinqiao Xie, Edward A. Beam, III, Xing Gu
-
Patent number: 9865721Abstract: A high electron mobility transistor (HEMT) device with epitaxial layers that include a gallium nitride (GaN) layer co-doped with silicon (Si) and germanium Ge and a method of making the same is disclosed. The HEMT device includes a substrate with epitaxial layers over the substrate. An n-type gallium nitride (GaN) layer is disposed on an interface surface of the epitaxial layers, wherein the n-type GaN layer is co-doped with silicon (Si) and germanium (Ge) that provide a carrier concentration of at least 1×1020 cm?3 and a root mean square (RMS) surface roughness that is no greater than 2 nm for a contact surface of the n-type GaN layer that is interfaced with the interface surface of the epitaxial layers.Type: GrantFiled: November 17, 2016Date of Patent: January 9, 2018Assignee: Qorvo US, Inc.Inventors: Edward A. Beam, III, Jinqiao Xie
-
Publication number: 20170365700Abstract: A high electron mobility transistor (HEMT) device with epitaxial layers that include a gallium nitride (GaN) layer co-doped with silicon (Si) and germanium Ge and a method of making the same is disclosed. The HEMT device includes a substrate with epitaxial layers over the substrate. An n-type gallium nitride (GaN) layer is disposed on an interface surface of the epitaxial layers, wherein the n-type GaN layer is co-doped with silicon (Si) and germanium (Ge) that provide a carrier concentration of at least 1×1020 cm?3 and a root mean square (RMS) surface roughness that is no greater than 2 nm for a contact surface of the n-type GaN layer that is interfaced with the interface surface of the epitaxial layers.Type: ApplicationFiled: November 17, 2016Publication date: December 21, 2017Inventors: Edward A. Beam, III, Jinqiao Xie
-
Publication number: 20170294529Abstract: A high electron mobility transistor (HEMT) device with epitaxial layers that include a gallium nitride (GaN) layer and an aluminum (Al) based layer having an interface with the GaN layer is disclosed. The Al based layer includes Al and an alloying element that is selected from Group IIIB transition metals of the periodic table of elements. The epitaxial layers are disposed over the substrate. A gate contact, a drain contact, and a source contact are disposed on a surface of the epitaxial layers such that the source contact and the drain contact are spaced apart from the gate contact and each other. The alloying element relieves lattice stress between the GaN layer and the Al based layer while maintaining a high sheet charge density within the HEMT device.Type: ApplicationFiled: October 21, 2016Publication date: October 12, 2017Inventors: Edward A. Beam, III, Jinqiao Xie