Patents by Inventor Erik Leigh Hedberg
Erik Leigh Hedberg has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6255208Abstract: Selective electrical connections between an electronic component and a test substrate are made using an electrical conductive material. The conductive material of the present invention is a dissolvable material, allowing for rework and repair of a wafer at the wafer-level, and retesting at the wafer-level. In addition, the conductive material may also be used in a permanent package, since the conductive material of the present invention provides complete electrical conductivity and connection between the electronic component and the substrate.Type: GrantFiled: January 25, 1999Date of Patent: July 3, 2001Assignee: International Business Machines CorporationInventors: William Emmett Bernier, Claude Louis Bertin, Anilkumar Chinuprasad Bhatt, Michael Anthony Gaynes, Erik Leigh Hedberg, Nikhil M. Murdeshwar, Mark Vincent Pierson, William R. Tonti, Paul A. Totta, Joseph John Van Horn, Jerzy Maria Zalesinski
-
Patent number: 6243283Abstract: A system and method for reducing impedance loading of semiconductor integrated circuit devices implementing protective device structures that contributes to impedance loading at an I/O pad connection. The method comprises providing a fuse device between the I/O pad connection and the protective device; connecting a current source device associated with each fuse device in the integrated circuit, the current source device connected to one end of the fuse device; providing fuse selection circuit for activating current flow through a selected fuse device between the current source and the I/O connection, the current flow being of an amount sufficient for blowing the fuse and disconnecting the protective device from the circuit structure, thereby reducing impedance loading at the I/O connection.Type: GrantFiled: June 7, 2000Date of Patent: June 5, 2001Assignee: International Business Machines CorporationInventors: Claude Louis Bertin, John A. Fifield, Erik Leigh Hedberg, Russell J. Houghton, Timothy Dooling Sullivan, Steven William Tomashot, William Robert Tonti
-
Patent number: 6239649Abstract: Circuits with SOI devices are coupled to a body bias voltage via a switch for selectively connecting the body bias voltage signals to the SOI device body. NMOS or PMOS SOI devices are used for the switched body SOI device and a FET is used for the switch and the gate terminal of the SOI device is connected to the FET device. The gate of the SOI device controls the FET switch connection of the body bias voltage signals to the SOI device to adjust the threshold value of the SOI device. Logic circuits incorporating the SOI devices are also disclosed, and the fabrication process for the SOI devices as well.Type: GrantFiled: April 20, 1999Date of Patent: May 29, 2001Assignee: International Business Machines CorporationInventors: Claude Louis Bertin, John Joseph Ellis-Monaghan, Erik Leigh Hedberg, Terence Blackwell Hook, Jack Allan Mandelman, Edward Joseph Nowak, Wilbur David Pricer, Minh Ho Tong, William Robert Tonti
-
Patent number: 6219215Abstract: A gap conducting structure for an integrated electronic circuit that functions as an electronic fuse device and that is integrated as part of the semi-conductor chip wiring for providing over-current and thermal runaway protection. The gap conducting structure includes one or more air gap regions of predefined volume that fully or partially exposes a length of interlevel conductor layer in an IC. Alternately, the air gap region may wholly located within the dielectric region below a corresponding conductor and separated by insulator. When functioning as a fuse, the gap region acts to reduce thermal conductivity away from the exposed portion of the conductor enabling generation of higher heat currents in the conducting line with lower applied voltages sufficient to destruct a part of the partially exposed/fully exposed conducting line, thus preventing thermal runaway and over-current condition.Type: GrantFiled: April 30, 1999Date of Patent: April 17, 2001Assignee: International Business Machines CorporationInventors: Claude Louis Bertin, Erik Leigh Hedberg, Timothy Dooling Sullivan, William Robert Tonti
-
Patent number: 6141245Abstract: A system and method for reducing impedance loading of semiconductor integrated circuit devices implementing protective device structures that contributes to impedance loading at an I/O pad connection. The method comprises providing a fuse device between the I/O pad connection and the protective device; connecting a current source device associated with each fuse device in the integrated circuit, the current source device connected to one end of the fuse device; providing fuse selection circuit for activating current flow through a selected fuse device between the current source and the I/O connection, the current flow being of an amount sufficient for blowing the fuse and disconnecting the protective device from the circuit structure, thereby reducing impedance loading at the I/O connection.Type: GrantFiled: April 30, 1999Date of Patent: October 31, 2000Assignee: International Business Machines CorporationInventors: Claude Louis Bertin, John A. Fifield, Erik Leigh Hedberg, Russell J. Houghton, Timothy Dooling Sullivan, Steven William Tomashot, William Robert Tonti
-
Patent number: 6026505Abstract: A method and apparatus are provided in an array built in self test (ABIST) environment formed on a semiconductor chip having an array of memory cells arranged in columns and rows and column and row redundant lines which includes testing the array along the columns to identify a given number of faulty cells in each of the columns, storing the column addresses having the given number of faulty cells in first registers, further testing the array along the columns or rows to identify any additional faulty cells while masking the cells having the stored column addresses and storing the row addresses having the faulty cell in second registers until all of the second registers store row addresses, and after all of the second registers store row addresses, continue testing the array while masking the cells having the stored column or row addresses and storing the column addresses of any remaining additional faulty cell in any unused register of the first registers.Type: GrantFiled: October 16, 1991Date of Patent: February 15, 2000Assignee: International Business Machines CorporationInventors: Erik Leigh Hedberg, Garrett Stephen Koch
-
Patent number: 5946545Abstract: Electronic semiconductor structures, and fabrication and sparing methods, each utilize an electrically programmable spare circuit incorporated with a multichip package. The programmable sparing capability in the multichip package is accomplished either with or without the inclusion of a spare chip(s). With a spare memory circuit, individual failed memory cells in the semiconductor chips of a stack can be functionally replaced by memory cells of the spare memory circuit subsequent to encapsulation and burn-in testing. With use of a spare chip, non-volatile sparing can occur subsequent to encapsulation and burn-in testing without physical rewiring of a wire bond connection. Specific details of alternate electronic semiconductor structures, and fabrication and sparing methods therefore, are set forth.Type: GrantFiled: October 2, 1997Date of Patent: August 31, 1999Assignee: Internatinal Business Machines CorporationInventors: Claude Louis Bertin, Erik Leigh Hedberg, Wayne John Howell
-
Patent number: 5898623Abstract: A high speed/narrow I/O DRAM device comprises both a data input/output (I/O) port as well as a command port for receiving commands used to control the operations of the DRAM. The command port is defined as input only (i.e., for inputting command data). The present invention comprises multiplexing write data to be written and stored in the DRAM onto the command port with command data packets. The data I/O port can then become dedicated to streaming out seamless data since it no longer needs to flip between input and output data. Even greater bus efficiency can be realized if, during a command packet transfer, data writes to the DRAM are switched back to the data I/O port. With this input port switching protocol, greater bus efficiency and increased memory performance can be realized.Type: GrantFiled: October 9, 1997Date of Patent: April 27, 1999Assignee: International Business Machines CorporationInventors: Michael Patrick Clinton, Timothy Jay Dell, Erik Leigh Hedberg, Mark William Kellogg, Wilbur David Pricer
-
Patent number: 5859804Abstract: A method and apparatus are provided in an array built in self test (ABIST) environment formed on a semiconductor chip having an array of memory cells arranged in columns and rows and column and row redundant lines which includes testing the array along the columns to identify a given number of faulty cells in each of the columns, storing the column addresses having the given number of faulty cells in first registers, further testing the array along the columns or rows to identify any additional faulty cells while masking the cells having the stored column addresses and storing the row addresses having the faulty cell in second registers until all of the second registers store row addresses, and after all of the second registers store row addresses, continue testing the array while masking the cells having the stored column or row addresses and storing the column addresses of any remaining additional faulty cell in any unused register of the first registers.Type: GrantFiled: September 26, 1997Date of Patent: January 12, 1999Assignee: International Business Machines CorporationInventors: Erik Leigh Hedberg, Garrett Stephen Koch
-
Patent number: 5807791Abstract: Multichip semiconductor structures with consolidated circuitry are disclosed, along with programmable electrostatic discharge (ESD) protection circuits for chip input/output (I/O) nodes. The multichip structures include a first semiconductor chip having a first circuit at least partially providing a first predetermined circuit function, and a second semiconductor chip electrically and mechanically coupled to the first semiconductor chip. The second semiconductor device chip has a second circuit that at least partially provides a circuit function to the first circuit of the first semiconductor chip. In one embodiment, the first semiconductor chip comprises a memory array chip, while the second semiconductor chip comprises a logic chip wherein at least some peripheral circuitry necessary for accessing the memory array of the memory array chip resides within the logic chip. This allows the removal of redundant circuitry from identical chips of a multichip structure.Type: GrantFiled: January 2, 1997Date of Patent: September 15, 1998Assignee: International Business Machines CorporationInventors: Claude Louis Bertin, Erik Leigh Hedberg, James Marc Leas, Steven Howard Voldman
-
Patent number: 5798282Abstract: Electronic semiconductor structures, and fabrication and sparing methods, each utilize an electrically programmable spare circuit incorporated with a multichip package. The programmable sparing capability in the multichip package is accomplished either with or without the inclusion of a spare chip(s). With a spare memory circuit, individual failed memory cells in the semiconductor chips of a stack can be functionally replaced by memory cells of the spare memory circuit subsequent to encapsulation and burn-in testing. With use of a spare chip, non-volatile sparing can occur subsequent to encapsulation and burn-in testing without physical rewiring of a wire bond connection. Specific details of alternate electronic semiconductor structures, and fabrication and sparing methods therefore, are set forth.Type: GrantFiled: April 27, 1995Date of Patent: August 25, 1998Assignee: International Business Machines CorporationInventors: Claude Louis Bertin, Erik Leigh Hedberg, Wayne John Howell
-
Patent number: 5702984Abstract: An integrated multichip memory module structure and method of fabrication wherein stacked semiconductor memory chips are integrated by a controlling logic chip such that a more powerful memory architecture is defined with the appearance of a single, higher level memory chip. A memory subunit is formed having N memory chips with each memory chip of the subunit having M memory devices. The controlling logic chip coordinates external communication with the N memory chips such that a single memory chip architecture with N.times.M memory devices appears at the module's I/O pins. A preformed electrical interface layer is employed at one end of the memory subunit to electrically interconnect the controlling logic chip with the memory chips comprising the subunit. The controlling logic chip has smaller dimensions than the dimensions of the memory chips comprising the subunit.Type: GrantFiled: November 14, 1996Date of Patent: December 30, 1997Assignee: International Business Machines CorporationInventors: Claude Louis Bertin, Wayne John Howell, Erik Leigh Hedberg, Howard Leo Kalter, Gordon Arthur Kelley, Jr.
-
Patent number: 5703823Abstract: A programmable self-time refresh circuit for a semiconductor memory and methods for programming the self-refresh rate for non-invasively and deterministically testing the self-timed refresh circuit for establishing/verifying a refresh rate and a wait state interval for the self-refresh operation. The programmable refresh circuit includes a self-timed oscillator that outputs a clocking signal, and a programmable pattern generator that outputs a first signal pattern and a second signal pattern. The first signal pattern is fed to a counter circuit which also receives the clocking signal. The counter circuit outputs a signal pulse whenever the count driven by the clocking signal reaches a digital pattern representation corresponding to the first signal pattern generated by the programmable pattern generator. Refresh control logic is connected to receive the pulse signal and respond thereto by refreshing a portion of the memory array of the semiconductor memory device.Type: GrantFiled: May 5, 1995Date of Patent: December 30, 1997Assignee: International Business Machines CorporationInventors: David Elson Douse, Wayne Frederick Ellis, Erik Leigh Hedberg