Patents by Inventor Fedor G. Pikus
Fedor G. Pikus has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11275884Abstract: A method of identifying elements in a design layout having multiple levels of hierarchical cells, each cell having one or more geometric elements, may include selecting a cell from a list of candidate cells for a level of a hierarchy; applying a local rule to the selected cell; identifying each selected cell that includes a geometric element that passes the local rule; building a list of candidate cells for a next-higher level of the hierarchy according to the identified cells; repeating the selecting, identifying, and building operations for each higher level of the hierarchy; and when a highest level of the hierarchy has been processed, returning and storing the list of candidate cells as the global solution for the applied local rule.Type: GrantFiled: August 26, 2020Date of Patent: March 15, 2022Assignee: Siemens Industry Software Inc.Inventor: Fedor G. Pikus
-
Publication number: 20210150001Abstract: A system may include a quantum model engine configured to generate a quantum computing model to represent an electronic design automation (EDA) process for a circuit design. The EDA process may be a multi-patterning process to assign colors to geometric elements of the circuit design, and the quantum computing model may include an objective function that specifies a cost value for a given state of the quantum computing model. Generation of the quantum computing model may include adaptively determining a penalty term in the objective function based on a circuit analysis of the circuit design. The quantum model engine may also be configured to generate a color assignment for the geometric elements of the circuit design through the quantum computing model. The system may also include a manufacture support engine configured to use the color assignment to support manufacture of circuit layers of the circuit design through multiple manufacturing steps.Type: ApplicationFiled: November 19, 2019Publication date: May 20, 2021Inventors: Fedor G. Pikus, Shashank Jaiswal
-
Patent number: 10908511Abstract: Systems and methods for multi-patterning in layout design data. A method includes receiving a coloring rule by a computer system. The method includes applying the coloring rule to the layout design data to identify a unique uncolored geometric element corresponding to the rule, by the computer system. The method includes, when the applied rule did not identify the unique uncolored geometric element corresponding to the rule, repeat the receiving and applying processes with a different coloring rule. The method includes, when the applied rule did identify the unique uncolored geometric element corresponding to the rule, assigning a patterning color to the unique uncolored geometric element, by the computer system.Type: GrantFiled: April 20, 2018Date of Patent: February 2, 2021Assignee: Mentor Graphics CorporationInventor: Fedor G. Pikus
-
Patent number: 10895864Abstract: Disclosed systems and methods may support fabric-independent multi-patterning. A system may include a coloring constraint access engine and a fabric-independent multi-patterning engine. The coloring constraint access engine may be configured to access a set of coloring constraints to apply to geometric elements of a circuit design without accessing a fabric layer that defines a layout of the geometric elements of the circuit design, the set of coloring constraints applicable to multi-patterning the geometric elements of the circuit design to support manufacture of circuit layers using multiple manufacturing steps (e.g., via complementary lithographic masks). The fabric-independent multi-patterning engine may be configured to perform, independent of the fabric layer, a pattern coloring process according to the set of coloring constraints to determine a color assignment for the geometric elements, respectively.Type: GrantFiled: May 16, 2019Date of Patent: January 19, 2021Assignee: Mentor Graphics CorporationInventor: Fedor G. Pikus
-
Patent number: 10872191Abstract: A system may include an image clustering engine and a cluster provision engine. The image clustering image may be configured to access a set of circuit images and cluster the circuit images into different groups via an unsupervised learning process, wherein clustering by the unsupervised learning process is invariant to each invariant property of an invariant property set. A given invariant property in the invariant property set may correspond to a given image transformation, the invariant properties in the invariant property set may be discrete, and the total number of invariant properties in the invariant property set may be finite. The cluster provision engine may be configured to provide the clustered circuit images for further processing or analysis by an electronic design automation (EDA) application.Type: GrantFiled: March 25, 2020Date of Patent: December 22, 2020Assignee: Mentor Graphics CorporationInventors: Fedor G. Pikus, Muhammad Shahir Rahman
-
Publication number: 20200387661Abstract: A method of identifying elements in a design layout having multiple levels of hierarchical cells, each cell having one or more geometric elements, may include selecting a cell from a list of candidate cells for a level of a hierarchy; applying a local rule to the selected cell; identifying each selected cell that includes a geometric element that passes the local rule; building a list of candidate cells for a next-higher level of the hierarchy according to the identified cells; repeating the selecting, identifying, and building operations for each higher level of the hierarchy; and when a highest level of the hierarchy has been processed, returning and storing the list of candidate cells as the global solution for the applied local rule.Type: ApplicationFiled: August 26, 2020Publication date: December 10, 2020Inventor: Fedor G. Pikus
-
Patent number: 10846448Abstract: A system may include a quantum model engine configured to generate (e.g., load or instantiate) a quantum computing model to represent an electronic design automation (EDA) process for a circuit design. The EDA process may be a multi-patterning process to assign colors to geometric elements of the circuit design. The quantum computing model may include quantum particle types that may be defined to prohibit non-physical states in the quantum computing model from occurring. The quantum model engine may also be configured to generate a color assignment for the geometric elements of the circuit design through the quantum computing model. The system may also include a manufacture support engine configured to use the color assignment to support manufacture of circuit layers of the circuit design through multiple manufacturing steps.Type: GrantFiled: November 19, 2019Date of Patent: November 24, 2020Assignee: Mentor Graphics CorporationInventors: Fedor G. Pikus, Shashank Jaiswal
-
Patent number: 10789408Abstract: Systems and methods for generating coloring constraints for layout design data. A method includes receiving or determining a constraint rule, by a computer system, for a constraint between geometric elements in the layout design data. The method includes generating constraints according to the one or more constraint rules. The method includes creating one or more groups according to the generated constraints. The method includes storing the generated constraints and the one or more groups in a design layout database. Also systems and methods for identifying elements in a design layout having multiple levels of hierarchical cells.Type: GrantFiled: April 20, 2018Date of Patent: September 29, 2020Assignee: Mentor Graphics CorporationInventor: Fedor G. Pikus
-
Patent number: 10643015Abstract: One or more properties can be associated with a design object in a microdevice design. The design object may be an object in a physical layout design for a microdevice, such as a geometric element in a layout design. The design object also may be a collection of geometric elements in a layout design, such as a net, a cell in a hierarchical design, or even a collection of all of the geometric elements in a layer of a design. Still further, the design object may even be an item in a logical circuit design, such as a net in a logical circuit design for an integrated circuit. The values of one or more properties may be statically assigned for or dynamically generated during a design process performed by an electronic design automation tool. A property may be assigned a constant value or a value defined by an equation or other type of script that includes one or more variables. A property may be simple, where the definition of the property's value is not dependent upon the value of any other properties.Type: GrantFiled: October 9, 2007Date of Patent: May 5, 2020Assignee: Mentor Graphics CorporationInventors: Fedor G. Pikus, Phillip A. Brooks, Gary S. Myron
-
Patent number: 10596219Abstract: A check for determining the appropriateness of physical design data is provided, where the check includes both a physical component and a logical component. Based upon the logical component of the check, portions of the physical design data that correspond to the logical component are identified and selected. After the portions of the physical design data corresponding to the logical component have been selected, this physical design data can be provided to a physical design analysis tool, along with the physical component of the design check. The physical design analysis tool can then use the physical component of the design check to perform an analysis of the selected physical design data.Type: GrantFiled: January 31, 2011Date of Patent: March 24, 2020Assignee: Mentor Graphics CorporationInventors: Sridhar Srinivasan, Fedor G. Pikus, Patrick D. Gibson, Padmaja Susarla
-
Patent number: 10552565Abstract: Techniques are disclosed for optimizing the pattern density in the circuit layout design of a circuit layer. A layer in circuit design is analyzed to define empty regions that can be filled with fill polygons (referred to hereafter as “fill” regions). Next, a pattern of fill polygons is generated. After the fill polygons have been defined, the layout design for the layer is divided into separate areas or “windows,” and a target density for each window is determined. Once this target density for the window has been determined, the fill polygons required to most closely approach this target density are generated and added to the circuit layout design. This process may be repeated with progressively different (e.g., smaller) fill polygons, until each window meets or exceeds both the specified minimum density and complies with the specified maximum density gradient.Type: GrantFiled: November 22, 2016Date of Patent: February 4, 2020Assignee: Mentor Graphics CorporationInventors: Eugene Anikin, Fedor G. Pikus, Laurence Grodd, David A. Abercrombie, John W. Stedman
-
Publication number: 20190361425Abstract: Disclosed systems and methods may support fabric-independent multi-patterning. A system may include a coloring constraint access engine and a fabric-independent multi-patterning engine. The coloring constraint access engine may be configured to access a set of coloring constraints to apply to geometric elements of a circuit design without accessing a fabric layer that defines a layout of the geometric elements of the circuit design, the coloring constraints applicable to multi-patterning the geometric elements of the circuit design to support manufacture of circuit layers using multiple manufacturing steps (e.g., via complementary lithographic masks). The fabric-independent multi-patterning engine may be configured to perform, independent of the fabric layer, a pattern coloring process according to the set of coloring constraints to determine a respective color assignment for the geometric elements of the circuit design.Type: ApplicationFiled: May 16, 2019Publication date: November 28, 2019Inventor: Fedor G. Pikus
-
Publication number: 20190325612Abstract: Systems and methods for multi-patterning in layout design data. A method includes receiving a coloring rule by a computer system. The method includes applying the coloring rule to the layout design data to identify a unique uncolored geometric element corresponding to the rule, by the computer system. The method includes, when the applied rule did not identify the unique uncolored geometric element corresponding to the rule, repeat the receiving and applying processes with a different coloring rule. The method includes, when the applied rule did identify the unique uncolored geometric element corresponding to the rule, assigning a patterning color to the unique uncolored geometric element, by the computer system.Type: ApplicationFiled: April 20, 2018Publication date: October 24, 2019Inventor: Fedor G. Pikus
-
Publication number: 20190325106Abstract: Systems and methods for generating coloring constraints for layout design data. A method includes receiving or determining a constraint rule, by a computer system, for a constraint between geometric elements in the layout design data. The method includes generating constraints according to the one or more constraint rules. The method includes creating one or more groups according to the generated constraints. The method includes storing the generated constraints and the one or more groups in a design layout database. Also systems and methods for identifying elements in a design layout having multiple levels of hierarchical cells.Type: ApplicationFiled: April 20, 2018Publication date: October 24, 2019Inventor: Fedor G. Pikus
-
Patent number: 10311197Abstract: Layout design data is seeded with sampling markers. The sampling markers are used to determine patterning scores for patterning clusters in the layout design data, such that a patterning score corresponds to a particular coloring arrangement, and the value of a patterning score corresponds to how many of the sampling markers have a given color. Coloring arrangements are then applied to the patterning clusters based upon the patterning scores.Type: GrantFiled: February 22, 2016Date of Patent: June 4, 2019Assignee: Mentor Graphics CorporationInventor: Fedor G Pikus
-
Patent number: 10210302Abstract: Techniques for efficiently determining whether an interconnect line has an impedance component value below a maximum specified value. A specified maximum impedance component value is used to limit the number of interconnect lines that are analyzed by a parasitic extraction analysis process. An analysis window is created based upon the characteristics of the interconnect lines and the specified maximum impedance component value. The size of the window corresponds to the minimum length of the interconnect line that would have the specified maximum impedance component value. Once the analysis window has been created, the interconnect lines are examined to determine if any of them reaches to or beyond the analysis window, whereby interconnect lines that exceed the specified maximum impedance component value can be identified.Type: GrantFiled: January 4, 2016Date of Patent: February 19, 2019Assignee: Mentor Graphics CorporationInventors: Fedor G. Pikus, Ziyang Lu, Patrick D. Gibson
-
Publication number: 20170242953Abstract: Layout design data is seeded with sampling markers. The sampling markers are used to determine patterning scores for patterning clusters in the layout design data, such that a patterning score corresponds to a particular coloring arrangement, and the value of a patterning score corresponds to how many of the sampling markers have a given color. Coloring arrangements are then applied to the patterning clusters based upon the patterning scores.Type: ApplicationFiled: February 22, 2016Publication date: August 24, 2017Inventor: FEDOR G. PIKUS
-
Publication number: 20170147732Abstract: Techniques are disclosed for optimizing the pattern density in the circuit layout design of a circuit layer. A layer in circuit design is analyzed to define empty regions that can be filled with fill polygons (referred to hereafter as “fill” regions). Next, a pattern of fill polygons is generated. After the fill polygons have been defined, the layout design for the layer is divided into separate areas or “windows,” and a target density for each window is determined. Once this target density for the window has been determined, the fill polygons required to most closely approach this target density are generated and added to the circuit layout design. This process may be repeated with progressively different (e.g., smaller) fill polygons, until each window meets or exceeds both the specified minimum density and complies with the specified maximum density gradient.Type: ApplicationFiled: November 22, 2016Publication date: May 25, 2017Applicant: Mentor Graphics CorporationInventors: Eugene Anikin, Fedor G. Pikus, Laurence Grodd, David A. Abercrombie, John W. Stedman
-
Patent number: 9652574Abstract: Techniques are disclosed for optimizing the pattern density in the circuit layout design of a circuit layer. A layer in circuit design is analyzed to define empty regions that can be filled with fill polygons (referred to hereafter as “fill” regions). Next, a pattern of fill polygons is generated. After the fill polygons have been defined, the layout design for the layer is divided into separate areas or “windows,” and a target density for each window is determined. Once this target density for the window has been determined, the fill polygons required to most closely approach this target density are generated and added to the circuit layout design. This process may be repeated with progressively different (e.g., smaller) fill polygons, until each window meets or exceeds both the specified minimum density and complies with the specified maximum density gradient.Type: GrantFiled: April 25, 2011Date of Patent: May 16, 2017Assignee: Mentor Graphics CorporationInventors: Eugene Anikin, Fedor G. Pikus, Laurence W. Grodd, David A. Abercrombie, John W. Stedman
-
Patent number: 9507902Abstract: Techniques are disclosed for optimizing the pattern density in the circuit layout design of a circuit layer. A layer in circuit design is analyzed to define empty regions that can be filled with fill polygons (referred to hereafter as “fill” regions). Next, a pattern of fill polygons is generated. After the fill polygons have been defined, the layout design for the layer is divided into separate areas or “windows,” and a target density for each window is determined. Once this target density for the window has been determined, the fill polygons required to most closely approach this target density are generated and added to the circuit layout design. This process may be repeated with progressively different (e.g., smaller) fill polygons, until each window meets or exceeds both the specified minimum density and complies with the specified maximum density gradient.Type: GrantFiled: April 25, 2011Date of Patent: November 29, 2016Assignee: Mentor Graphics CorporationInventors: Eugene Anikin, Fedor G. Pikus, Laurence W. Grodd, David A. Abercrombie, John W. Stedman