Patents by Inventor GLOBALFOUNDRIES INC.
GLOBALFOUNDRIES INC. has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160071886Abstract: A semiconductor device includes a semiconductor material positioned above a substrate and a gate structure positioned above a surface of the semiconductor material, the gate structure covering a non-planar surface portion of the surface. A sidewall spacer is positioned adjacent to the gate structure and includes first dopants having one of an N-type and a P-type conductivity, wherein the sidewall spacer covers an entire sidewall surface of the gate structure and partially covers the surface of the semiconductor material. Source/drain extension regions that include the first dopants are positioned within the non-planar surface portion and in alignment with the sidewall spacer, wherein a concentration of the first dopants within a portion of the sidewall spacer proximate the non-planar surface portion substantially corresponds to a concentration of the first dopants within the source/drain extension regions proximate the non-planar surface portion.Type: ApplicationFiled: November 6, 2015Publication date: March 10, 2016Inventor: GLOBALFOUNDRIES Inc.
-
Publication number: 20140327153Abstract: Embodiments described herein provide approaches for improving a standard cell connection for circuit routing. Specifically, provided is an IC device having a plurality of cells, a first metal layer (M1) pin coupled to a contact bar extending from a first cell of the plurality of cells, and a second metal layer (M2) wire coupled to the contact bar, wherein the contact bar extends across at least one power rail. By extending the contact bar into an open area between the plurality of cells to couple the M1 pin and the M2 wire, routing efficiency and chip scaling are improved.Type: ApplicationFiled: May 3, 2013Publication date: November 6, 2014Applicant: GLOBALFOUNDRIES INC.Inventor: GLOBALFOUNDRIES INC.
-
Publication number: 20140327146Abstract: A design methodology for routing for an integrated circuit is disclosed. The method includes placement of cells having double diffusion breaks, which create an extended intercell region. Metal layer prohibit zones are defined to prohibit any M1 structures in the prohibit zones. Metal layer allow zones are placed adjacent to outer metal lines, and jogs are formed in the metal layer allow zones. Vias and viabars may then be applied on the jogs.Type: ApplicationFiled: May 1, 2013Publication date: November 6, 2014Applicant: Globalfoundries IncInventor: Globalfoundries Inc
-
Publication number: 20140315385Abstract: A method for flowable oxide deposition is provided. An oxygen source gas is increased as a function of time or film depth to change the flowable oxide properties such that the deposited film is optimized for gap fill near a substrate surface where high aspect ratio shapes are present. The oxygen gas flow rate increases as the film depth increases, such that the deposited film is optimized for planarization quality at the upper regions of the deposited film.Type: ApplicationFiled: April 23, 2013Publication date: October 23, 2014Applicant: GLOBAL FOUNDRIES Inc.Inventor: GLOBALFOUNDRIES Inc.
-
Publication number: 20140299941Abstract: A mesh circuit for the VSS supply voltage of a SRAM device is disclosed. Embodiments also provide a SRAM bitcell design comprising a VSS mesh disposed in two different metal layers. One metal layer includes horizontal VSS lines, while another metal layer includes vertical VSS lines. A via layer disposed between the first metal layer and second metal layer connects the two metal layers together.Type: ApplicationFiled: April 4, 2013Publication date: October 9, 2014Applicant: GLOBALFOUNDRIES Inc.Inventor: GLOBALFOUNDRIES Inc.
-
Publication number: 20140302660Abstract: Embodiments disclosed describe approaches for providing a local interconnection between a protection diode and a gate transistor in an integrated circuit (IC) device. Specifically, described is an IC device comprising: a protection diode formed in a substrate, a replacement metal gate (RMG) transistor formed over the substrate, a first contact formed over the protection diode (and optional trench silicide layer), a second contact formed over the RMG transistor, wherein the first contact extends to connect directly with the second contact, and a top metal layer (M1) formed over the first contact and the second contact. By extending the first contact from the protection diode directly to the gate transistor as a supplemental interconnect, any charges accumulated during formation of the second contact and the set of vias will be discharged by the protection diode.Type: ApplicationFiled: April 4, 2013Publication date: October 9, 2014Applicant: GLOBALFOUNDRIES Inc.Inventor: GLOBALFOUNDRIES Inc.
-
Publication number: 20140273469Abstract: One illustrative method disclosed herein includes the steps of performing a directed self-assembly process to form a DSA masking layer, performing at least one process operation to remove at least one of the features of the DSA masking layer so as to thereby define a patterned DSA masking layer with a DSA masking pattern, performing at least one process operation to form a patterned transfer masking layer having a transfer masking pattern comprised of a plurality of features that define a plurality of openings in the transfer masking layer, wherein the transfer masking pattern is the inverse of the DSA masking pattern, and performing at least one etching process through the patterned transfer masking layer on a layer of material to form a plurality of trench/via features in the layer of material.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Inventor: GLOBALFOUNDRIES INC
-
Publication number: 20140282323Abstract: A parameterized cell for planar and finFET designs is provided. A parameterized cell (Pcell) describing a planar design is integrated with fin-based design criteria, including fin pitch. For material regions in a planar design that have a corresponding region in a fin design, a quantized value based on the fin pitch is computed. The material can include regions such as active area silicon, contact regions, and local interconnect regions.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Applicant: GLOBALFOUNDRIES Inc.Inventor: GLOBALFOUNDRIES Inc.
-
Publication number: 20140252660Abstract: Approaches for multilayer pattern transfer for chemical guides are provided. In a typical embodiment, a device is formed by forming an etch mask layer (e.g., a nitride layer and an oxide layer) over a substrate (e.g., silicon (Si)). An orientation control layer (e.g., a neutral layer) is then formed over the etch mask layer, and an ARC layer (e.g., SiARC) is formed over the orientation control layer. In other embodiments, an organic planarization layer (OPL) and/or a protection layer may also be formed between the ARC layer and the orientation control layer. Regardless, a tapered etch profile/pattern may then be formed through the ARC and/or other layers.Type: ApplicationFiled: March 6, 2013Publication date: September 11, 2014Applicant: GLOBALFOUNDRIES INC.Inventor: GLOBALFOUNDRIES INC.
-
Publication number: 20140148011Abstract: An improved method of forming semiconductor fins is disclosed. Cavities are formed by etching a semiconductor substrate to a first depth. A surface treatment layer such as a nitride layer is then deposited or formed on the interior surface of the cavities. The etch then continues deeper, while the surface treatment layer protects the upper portion of the cavities.Type: ApplicationFiled: November 29, 2012Publication date: May 29, 2014Applicant: GLOBALFOUNDRIES INC.Inventor: GLOBALFOUNDRIES INC.
-
Publication number: 20130328205Abstract: Integrated circuits and methods for fabricating integrated circuits are provided. In an embodiment, an integrated circuit includes a standard cell having a first boundary, a second boundary opposite the first boundary, a third boundary interconnecting the first and second boundaries, and a fourth boundary opposite the third boundary and interconnecting the first and second boundaries. The standard cell further includes parallel active areas extending from the first boundary to the second boundary. Also, the standard cell has parallel gate strips extending from the third boundary to the fourth boundary and over the active areas. A cut mask overlies the gate strips. An interconnect is positioned overlying the cut mask and forms an electrical connection with a selected gate strip.Type: ApplicationFiled: June 7, 2012Publication date: December 12, 2013Applicants: Globalfoundries Inc., STMircoelectronics Inc., International Business Machines CorporationInventors: Globalfoundries Inc., International Business Machines Corporation, STMircoelectronics Inc.
-
Publication number: 20130306967Abstract: In a sophisticated semiconductor device, FINFET elements may be provided with individually accessible semiconductor fins which may be connected to a controllable interconnect structure for appropriately adjusting the transistor configuration, for instance with respect to current drive capability, replacing defective semiconductor fins and the like. Consequently, different transistor configurations may be obtained on the basis of a standard transistor cell architecture, which may result in increased production yield of highly complex manufacturing strategies in forming non-planar transistor devices.Type: ApplicationFiled: April 24, 2013Publication date: November 21, 2013Applicant: GLOBALFOUNDRIES Inc.Inventor: GLOBALFOUNDRIES Inc.
-
Publication number: 20130221540Abstract: In a stacked chip configuration, the “inter chip” connection is established on the basis of functional molecules, thereby providing a fast and space-efficient communication between the different semiconductor chips.Type: ApplicationFiled: April 8, 2013Publication date: August 29, 2013Applicant: GLOBALFOUNDRIES INC.Inventor: GLOBALFOUNDRIES INC.
-
Publication number: 20130207201Abstract: Apparatus for semiconductor device structures and related fabrication methods are provided. A method for fabricating a semiconductor device structure on an isolated region of semiconductor material comprises forming a plurality of gate structures overlying the isolated region of semiconductor material and masking edge portions of the isolated region of semiconductor material. While the edge portions are masked, the fabrication method continues by forming recesses between gate structures of the plurality of gate structures and forming stressor regions in the recesses. The method continues by unmasking the edge portions and implanting ions of a conductivity-determining impurity type into the stressor regions and the edge portions.Type: ApplicationFiled: March 12, 2013Publication date: August 15, 2013Applicant: GLOBALFOUNDRIES, INC.Inventor: GLOBALFOUNDRIES, INC.
-
Publication number: 20130187209Abstract: Apparatus and related fabrication methods are provided for semiconductor device structures having silicon-encapsulated stressor regions. One semiconductor device includes a semiconductor substrate, a gate structure overlying the semiconductor substrate, stressor regions formed in the semiconductor substrate proximate the gate structure, and a silicon material overlying the stressor regions, the silicon material encapsulating the stressor regions.Type: ApplicationFiled: March 5, 2013Publication date: July 25, 2013Applicant: GLOBALFOUNDRIES, INC.Inventor: GLOBALFOUNDRIES, INC.
-
Publication number: 20130175547Abstract: A method for forming a field effect transistor device includes forming a gate stack portion on a substrate, forming a spacer portion on the gates stack portion and a portion of the substrate, removing an exposed portion of the substrate, epitaxially growing a first silicon material on the exposed portion of the substrate, removing a portion of the epitaxially grown first silicon material to expose a second portion of the substrate, and epitaxially growing a second silicon material on the exposed second portion of the substrate and the first silicon material.Type: ApplicationFiled: March 4, 2013Publication date: July 11, 2013Applicants: GLOBALFOUNDRIES, INC., INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: International Business Machines Corporation, GlobalFoundries, Inc.
-
Publication number: 20130161759Abstract: A complementary metal oxide semiconductor (CMOS) circuit incorporating a substrate and a gate wire over the substrate. The substrate comprises an n-type field effect transistor (n-FET) region, a p-type field effect transistor (p-FET) region and an isolation region disposed between the n-FET and p-FET regions. The gate wire comprises an n-FET gate, a p-FET gate, and gate material extending transversely from the n-FET gate across the isolation region to the p-FET gate. A first conformal insulator covers the gate wire and a second conformal insulator is on the first conformal insulator positioned over the p-FET gate without extending laterally over the n-FET gate. Straining regions for producing different types of strain are formed in recess etched into the n-FET and p-FET regions of the substrate.Type: ApplicationFiled: February 21, 2013Publication date: June 27, 2013Applicants: GlobalFoundries, Inc., International Business Machines CorporationInventors: International Business Machines Corporation, GlobalFoundries, Inc.
-
Publication number: 20130154018Abstract: Disclosed herein is an illustrative semiconductor device that includes a transistor having drain and source regions and a gate electrode structure. The disclosed semiconductor device also includes a contact bar formed in a first dielectric material that connects to one of the drain and source regions and includes a first conductive material, the contact bar extending along a width direction of the transistor. Moreover, the illustrative device further includes, among other things, a conductive line formed in a second dielectric material, the conductive line including an upper portion having a top width extending along a length direction of the transistor and a lower portion having a bottom width extending along the length direction that is less than the top width of the upper portion, wherein the conductive line connects to the contact bar and includes a second conductive material that differs from the first conductive material.Type: ApplicationFiled: February 18, 2013Publication date: June 20, 2013Applicant: GLOBALFOUNDRIES INC.Inventor: GLOBALFOUNDRIES INC.
-
Publication number: 20130153927Abstract: Apparatus for semiconductor device structures and related fabrication methods are provided. One method for fabricating a semiconductor device structure involves forming a gate structure overlying a region of semiconductor material, wherein the width of the gate structure is aligned with a <100> crystal direction of the semiconductor material. The method continues by forming recesses about the gate structure and forming a stress-inducing semiconductor material in the recesses.Type: ApplicationFiled: February 12, 2013Publication date: June 20, 2013Applicant: GLOBALFOUNDRIES, INC.Inventor: GLOBALFOUNDRIES, Inc.
-
Publication number: 20130130161Abstract: Methods are provided for fabricating a semiconductor device. One method comprises providing a first pattern having a first polygon, the first polygon having a first tonality and having a first side and a second side, the first side adjacent to a second polygon having a second tonality, and the second side adjacent to a third polygon having the second tonality, and forming a second pattern by reversing the tonality of the first pattern. The method further comprises forming a third pattern from the second pattern by converting the second polygon from the first tonality to the second tonality forming a fourth pattern from the second pattern by converting the third polygon from the first tonality to the second tonality forming a fifth pattern by reversing the tonality of the third pattern, and forming a sixth pattern by reversing the tonality of the fourth pattern.Type: ApplicationFiled: December 21, 2012Publication date: May 23, 2013Inventor: GLOBALFOUNDRIES INC.