Patents by Inventor Hans-Peter Moll
Hans-Peter Moll has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10395981Abstract: The present disclosure relates to semiconductor devices and manufacturing techniques in which topography-related contact failures may be reduced by providing a dielectric fill material in a late manufacturing stage. In sophisticated semiconductor devices, the material loss in the trench isolation regions may result in significant contact failures, which may be reduced by levelling the device topography, thereby tolerating a significant lateral overlap of contact elements with trench isolation regions.Type: GrantFiled: October 25, 2017Date of Patent: August 27, 2019Assignee: GLOBALFOUNDRIES Inc.Inventors: Hans-Peter Moll, Jeremy Austin Wahl
-
Publication number: 20190122921Abstract: The present disclosure relates to semiconductor devices and manufacturing techniques in which topography-related contact failures may be reduced by providing a dielectric fill material in a late manufacturing stage. In sophisticated semiconductor devices, the material loss in the trench isolation regions may result in significant contact failures, which may be reduced by levelling the device topography, thereby tolerating a significant lateral overlap of contact elements with trench isolation regions.Type: ApplicationFiled: October 25, 2017Publication date: April 25, 2019Inventors: Hans-Peter Moll, Jeremy Austin Wahl
-
Patent number: 10224251Abstract: When forming sophisticated semiconductor devices requiring resistors based on polysilicon material having non-silicided portions, the respective cap material for defining the silicided portions may be omitted during the process sequence, for instance, by using a patterned liner material or by applying a process strategy for removing the metal material from resistor areas that may not receive a corresponding metal silicide. By implementing the corresponding process strategies, semiconductor devices may be obtained with reduced probability of contact failures, with superior performance due to relaxing surface topography upon forming the contact level, and/or with increased robustness with respect to contact punch-through.Type: GrantFiled: August 2, 2017Date of Patent: March 5, 2019Assignee: GLOBALFOUNDRIES Inc.Inventors: Hans-Peter Moll, Peter Baars, Gunter Grasshoff
-
Publication number: 20190043764Abstract: When forming sophisticated semiconductor devices requiring resistors based on polysilicon material having non-silicided portions, the respective cap material for defining the silicided portions may be omitted during the process sequence, for instance, by using a patterned liner material or by applying a process strategy for removing the metal material from resistor areas that may not receive a corresponding metal silicide. By implementing the corresponding process strategies, semiconductor devices may be obtained with reduced probability of contact failures, with superior performance due to relaxing surface topography upon forming the contact level, and/or with increased robustness with respect to contact punch-through.Type: ApplicationFiled: August 2, 2017Publication date: February 7, 2019Inventors: Hans-Peter Moll, Peter Baars, Gunter Grasshoff
-
Patent number: 10048311Abstract: A semiconductor test structure is provided for detecting raised source/drain regions-gate electrode shorts, including a semiconductor substrate, FETs formed on the semiconductor substrate, raised source/drain regions of the FETs formed on the semiconductor substrate, a gate electrode structure comprising multiple gate electrodes of the FETs arranged in parallel to each other, and a first electrical terminal electrically connected to the gate electrode structure, and wherein no electrical contacts to the raised source/drain regions are present between the multiple gate electrodes of the gate electrode structure.Type: GrantFiled: September 9, 2015Date of Patent: August 14, 2018Assignee: GLOBALFOUNDRIES Inc.Inventors: Hans-Peter Moll, Uwe Dersch, Ricardo Pablo Mikalo
-
Patent number: 9960184Abstract: A semiconductor device includes a semiconductor-on-insulator (SOI) wafer having a semiconductor substrate, a buried insulating layer positioned above the semiconductor substrate, and a semiconductor layer positioned above the buried insulating layer. A shallow trench isolation (STI) structure is positioned in the SOI wafer and separates a first region of the SOI wafer from a second region of the SOI wafer, wherein the semiconductor layer is not present above the buried insulating layer in the first region, and wherein the buried insulating layer and the semiconductor layer are not present in at least a first portion of the second region adjacent to the STI structure. A dielectric layer is positioned above the buried insulating layer in the first region, and a conductive layer is positioned above the dielectric layer in the first region.Type: GrantFiled: July 10, 2017Date of Patent: May 1, 2018Assignee: GLOBALFOUNDRIES Inc.Inventors: Jan Hoentschel, Peter Baars, Hans-Peter Moll
-
Publication number: 20170317108Abstract: A semiconductor device includes a semiconductor-on-insulator (SOI) wafer having a semiconductor substrate, a buried insulating layer positioned above the semiconductor substrate, and a semiconductor layer positioned above the buried insulating layer. A shallow trench isolation (STI) structure is positioned in the SOI wafer and separates a first region of the SOI wafer from a second region of the SOI wafer, wherein the semiconductor layer is not present above the buried insulating layer in the first region, and wherein the buried insulating layer and the semiconductor layer are not present in at least a first portion of the second region adjacent to the STI structure. A dielectric layer is positioned above the buried insulating layer in the first region, and a conductive layer is positioned above the dielectric layer in the first region.Type: ApplicationFiled: July 10, 2017Publication date: November 2, 2017Inventors: Jan Hoentschel, Peter Baars, Hans-Peter Moll
-
Patent number: 9735174Abstract: A method of manufacturing a semiconductor device including a capacitor structure is provided, including the steps of providing an SOI wafer comprising a substrate, a buried oxide (BOX) layer formed over the substrate and a semiconductor layer formed over the BOX layer, removing the semiconductor layer in a first region of the wafer to expose the BOX layer, forming a dielectric layer over the exposed BOX layer in the first region, and forming a conductive layer over the dielectric layer. Moreover, a semiconductor device including a capacitor formed on a wafer is provided, wherein the capacitor comprises a first capacitor electrode comprising a doped semiconductor substrate of the wafer, a capacitor insulator comprising an ultra-thin BOX layer of the wafer and a high-k dielectric layer formed on the ultra-thin BOX layer, and a second capacitor electrode comprising a conductive layer formed over the high-k dielectric layer.Type: GrantFiled: January 14, 2015Date of Patent: August 15, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Jan Hoentschel, Peter Baars, Hans-Peter Moll
-
Publication number: 20170162557Abstract: A semiconductor device is provided including a fully depleted silicon-on-insulator (FDSOI) substrate and a charge pump device, wherein the FDSOI substrate comprises a semiconductor bulk substrate, and the charge pump device comprises a transistor device formed in and on the FDSOI substrate, and a trench capacitor formed in the semiconductor bulk substrate and electrically connected to the transistor device.Type: ApplicationFiled: December 3, 2015Publication date: June 8, 2017Inventors: Hans-Peter Moll, Peter Baars, Juergen Faul
-
Patent number: 9673115Abstract: The present disclosure provides a test structure which includes an SOI substrate having an active semiconductor layer, a buried insulating material layer, and a base substrate, wherein the active semiconductor layer is formed on the buried insulating material layer, which, in turn, is formed on the base substrate. The test structure further includes a contact which is formed on the active semiconductor layer and electrically coupled to the active semiconductor layer. Herein, the contact has a tip portion extending through the active semiconductor layer into the buried insulating material layer.Type: GrantFiled: November 5, 2015Date of Patent: June 6, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Hans-Peter Moll, Dieter Lipp, Stefan Richter
-
Publication number: 20170133287Abstract: The present disclosure provides a test structure which includes an SOI substrate having an active semiconductor layer, a buried insulating material layer, and a base substrate, wherein the active semiconductor layer is formed on the buried insulating material layer, which, in turn, is formed on the base substrate. The test structure further includes a contact which is formed on the active semiconductor layer and electrically coupled to the active semiconductor layer. Herein, the contact has a tip portion extending through the active semiconductor layer into the buried insulating material layer.Type: ApplicationFiled: November 5, 2015Publication date: May 11, 2017Inventors: Hans-Peter Moll, Dieter Lipp, Stefan Richter
-
Patent number: 9627409Abstract: A semiconductor device with a metal-containing layer, a first semiconductor layer, that is formed on top of the metal-containing layer, and a resistor that is formed in the metal-containing layer and that is contacted through the first semiconductor layer is provided. Furthermore, a method of manufacturing a semiconductor device is provided, wherein the method comprises manufacturing of a resistor with the following steps: formation of a metal-containing layer over a wafer, particularly a SOI wafer, formation of a first semiconductor layer on top of the metal-containing layer and formation of a contact through the semiconductor layer to the metal-containing layer.Type: GrantFiled: December 29, 2015Date of Patent: April 18, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Hans-Peter Moll, Andrei Sidelnicov, Maciej Wiatr
-
Patent number: 9608003Abstract: An integrated circuit product is disclosed including an SOI structure including a bulk semiconductor substrate, a buried insulation layer positioned on the bulk semiconductor substrate and a semiconductor layer positioned on the insulation layer, wherein, in a first region of the SOI structure, the semiconductor layer and the buried insulation layer are removed and, in a second region of the SOI structure, the semiconductor layer and the buried insulation layer are present above the bulk semiconductor substrate. The product further includes a semiconductor bulk device comprising a first gate structure positioned on the bulk semiconductor substrate in the first region and an SOI semiconductor device comprising a second gate structure positioned on the semiconductor layer in the second region, wherein the first and second gate structures have a final gate height substantially extending to a common height level above an upper surface of the bulk semiconductor substrate.Type: GrantFiled: June 27, 2016Date of Patent: March 28, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Peter Baars, Hans-Peter Moll, Jan Hoentschel
-
Publication number: 20170067955Abstract: A semiconductor test structure is provided for detecting raised source/drain regions-gate electrode shorts, including a semiconductor substrate, FETs formed on the semiconductor substrate, raised source/drain regions of the FETs formed on the semiconductor substrate, a gate electrode structure comprising multiple gate electrodes of the FETs arranged in parallel to each other, and a first electrical terminal electrically connected to the gate electrode structure, and wherein no electrical contacts to the raised source/drain regions are present between the multiple gate electrodes of the gate electrode structure.Type: ApplicationFiled: September 9, 2015Publication date: March 9, 2017Inventors: Hans-Peter Moll, Uwe Dersch, Ricardo Pablo. Mikalo
-
Publication number: 20170062438Abstract: A method of manufacturing a semiconductor device is provided including forming a gate electrode layer over a semiconductor substrate, forming a sidewall spacer at a sidewall of the gate electrode layer, forming a raised source/drain region over the semiconductor substrate and adjacent to the sidewall spacer, removing a portion of the sidewall spacer, thereby exposing a portion of the sidewall of the gate electrode layer, and forming an electrically conductive layer electrically connecting the exposed portion of the sidewall of the gate electrode layer and the source/drain region.Type: ApplicationFiled: May 5, 2016Publication date: March 2, 2017Inventors: Hans-Peter Moll, Peter Baars
-
Patent number: 9553030Abstract: A method of forming a semiconductor device is provided including providing a semiconductor-on-insulator (SOI) wafer comprising a first semiconductor layer comprising a first material component and formed on a buried oxide (BOX) layer, and forming a channel region of a P-channel transistor device, including forming a second semiconductor layer only over a first portion of the first semiconductor layer, wherein the second semiconductor layer comprises the first material component and a second material component different from the first material component, forming an opening in the first semiconductor layer outside the first portion and subsequently performing a thermal anneal to push the second material component from the second semiconductor layer into the first semiconductor layer.Type: GrantFiled: April 24, 2015Date of Patent: January 24, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Hans-Peter Moll, Peter Baars
-
Patent number: 9553046Abstract: A method of forming a semiconductor device comprising a fuse is provided including providing a semiconductor-on-insulator (SOI) structure comprising an insulating layer and a semiconductor layer formed on the insulating layer, forming raised semiconductor regions on the semiconductor layer adjacent to a central portion of the semiconductor layer and performing a silicidation process of the central portion of the semiconductor layer and the raised semiconductor regions to form a silicided semiconductor layer and silicided raised semiconductor regions.Type: GrantFiled: May 21, 2015Date of Patent: January 24, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Jan Hoentschel, Peter Baars, Hans-Peter Moll
-
Publication number: 20160343659Abstract: A method of forming a semiconductor device comprising a fuse is provided including providing a semiconductor-on-insulator (SOI) structure comprising an insulating layer and a semiconductor layer formed on the insulating layer, forming raised semiconductor regions on the semiconductor layer adjacent to a central portion of the semiconductor layer and performing a silicidation process of the central portion of the semiconductor layer and the raised semiconductor regions to form a silicided semiconductor layer and silicided raised semiconductor regions.Type: ApplicationFiled: May 21, 2015Publication date: November 24, 2016Inventors: Jan Hoentschel, Peter Baars, Hans-Peter Moll
-
Patent number: 9502564Abstract: A semiconductor device includes an active region formed in a semiconductor substrate, a gate structure disposed over the active region, source/drain regions formed in the active region in alignment with the gate structure, and a buried insulating material region disposed in the active region under the gate structure. The buried insulating material region is surrounded by the active region and borders a channel region in the active region below the gate structure along a depth of the active region. The source/drain regions have a depth greater than a top surface of the buried insulating material region.Type: GrantFiled: May 25, 2016Date of Patent: November 22, 2016Assignee: GLOBALFOUNDRIES Inc.Inventors: Hans-Peter Moll, Peter Baars, Jan Hoentschel
-
Publication number: 20160315016Abstract: A method of forming a semiconductor device is provided including providing a semiconductor-on-insulator (SOI) wafer comprising a first semiconductor layer comprising a first material component and formed on a buried oxide (BOX) layer, and forming a channel region of a P-channel transistor device, including forming a second semiconductor layer only over a first portion of the first semiconductor layer, wherein the second semiconductor layer comprises the first material component and a second material component different from the first material component, forming an opening in the first semiconductor layer outside the first portion and subsequently performing a thermal anneal to push the second material component from the second semiconductor layer into the first semiconductor layer.Type: ApplicationFiled: April 24, 2015Publication date: October 27, 2016Inventors: Hans-Peter Moll, Peter Baars