Patents by Inventor Hedley K. J. Rainnie
Hedley K. J. Rainnie has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7035890Abstract: An apparatus for multiplying and accumulating numeric quantities, including a multiplier for receiving the numeric quantities, with the multiplier having a sum output and a carry output. A first shift register has an input coupled to the sum output of the multiplier, and a second shift register has an input coupled to the carry output of the multiplier. An adder and third shift register are used to complete processing of the apparatus' arithmetic operations.Type: GrantFiled: March 1, 2001Date of Patent: April 25, 2006Assignee: 8x8, IncInventors: Jan Fandrianto, Chi Shin Wang, Sehat Sutardja, Hedley K. J. Rainnie, Bryan R. Martin
-
Patent number: 6965644Abstract: A programmable motion estimator includes one dual ported memory for storing an image block, the prediction error, and a temporary block used in interpolation, and a pixel-group random access dual ported memory for storing a search window. The two ports of the two memories are selectively applied to an arithmetic logic unit, or ALU, through a multiplexer. One output of the ALU provides an absolute difference, which is furnished to a tree adder. Another output of the ALU provides an average value or a difference value, as selected, which is routed to the inputs of the image memory and the search memory. In motion vector searching, the ALU performs pixel absolute difference arithmetic using the pixel groups from the image memory and from the search memory, and determines a sum of absolute differences in the tree adder. In half pixel interpolation, the ALU performs pixel averaging arithmetic using pixel groups from the search memory, and writes back to the search memory.Type: GrantFiled: March 1, 2001Date of Patent: November 15, 2005Assignee: 8×8, Inc.Inventors: Jan Fandrianto, Chi Shin Wang, Sehat Sutardja, Hedley K. J. Rainnie, Bryan R. Martin
-
Publication number: 20040207725Abstract: A vision processor includes a control section, a motion estimation section, and a discrete cosine transform (“DCT”) section. The motion estimation section includes two memories, an image memory with two read ports and a write port, and a search memory with two read ports and a write port. The DCT section includes a DCT memory configurable as a two read, two write port memory and as a four read, four write port memory. The ports of these memories are selectively applied to various elements in the motion estimation path and the DCT path. In motion vector searching, the ALU performs averaging and difference operations on pixels in the frame and search memories. Data from the search memory is shifted for certain operations, before arithmetic operations in the ALU are performed.Type: ApplicationFiled: March 1, 2001Publication date: October 21, 2004Applicant: Netergy Networks, Inc.Inventors: Jan Fandrianto, Chi Shin Wang, Sehat Sutardja, Hedley K. J. Rainnie, Bryan R. Martin
-
Patent number: 6441842Abstract: According to one embodiment, a cost-effective videophone communicates over a POTS line, and generates video data in a format for a selected display type. The device includes a video source to capture images and to generate video data representing the images; a telephone line interface circuit, including a signal transmission circuit and a signal receiver circuit; to transmit and receive video data over the telephone line; a memory circuit for storing a main program including video data processing consistent with at least one video-coding recommendation and for processing pixels for a certain display type; a programmable processor circuit for executing the code for processing pixels for a certain display type and, in response, causing image data to be output for display. The programmable processor circuit has a DSP section for compressing and decompressing video, and a RISC-type processor section for general control.Type: GrantFiled: June 16, 1998Date of Patent: August 27, 2002Assignee: 8×8, Inc.Inventors: Jan Fandrianto, Chi Shin Wang, Sehat Sutardja, Hedley K. J. Rainnie, Bryan R. Martin
-
Publication number: 20010046264Abstract: A programmable motion estimator includes one dual ported memory for storing an image block, the prediction error, and a temporary block used in interpolation, and a pixel-group random access dual ported memory for storing a search window. The two ports of the two memories are selectively applied to an arithmetic logic unit, or ALU, through a multiplexer. One output of the ALU provides an absolute difference, which is furnished to a tree adder. Another output of the ALU provides an average value or a difference value, as selected, which is routed to the inputs of the image memory and the search memory. In motion vector searching, the ALU performs pixel absolute difference arithmetic using the pixel groups from the image memory and from the search memory, and determines a sum of absolute differences in the tree adder. In half pixel interpolation, the ALU performs pixel averaging arithmetic using pixel groups from the search memory, and writes back to the search memory.Type: ApplicationFiled: March 1, 2001Publication date: November 29, 2001Applicant: Netergy Networks, Inc.Inventors: Jan Fandrianto, Chi Shin Wang, Sehat Sutardja, Hedley K. J. Rainnie, Bryan R. Martin
-
Patent number: 5901248Abstract: A programmable motion estimator includes one dual ported memory for storing an image block, the prediction error, and a temporary block used in interpolation, and a pixel-group random access dual ported memory for storing a search window. The two ports of the two memories are selectively applied to an arithmetic logic unit, or ALU, through a multiplexer. One output of the ALU provides an absolute difference, which is furnished to a tree adder. Another output of the ALU provides an average value or a difference value, as selected, which is routed to the inputs of the image memory and the search memory. Among other tasks, the programmable motion estimator performs motion vector searching, half pixel interpolation, quarter pixel interpolation and error prediction determination.Type: GrantFiled: August 6, 1996Date of Patent: May 4, 1999Assignee: 8x8, Inc.Inventors: Jan Fandrianto, Chi Shin Wang, Hedley K.J. Rainnie, Sehat Sutardja, Bryan R. Martin
-
Patent number: 5790712Abstract: A vision processor includes a control section, a motion estimation section, and a discrete cosine transform ("DCT") section. The motion estimation section includes two memories, an image memory with two read ports and a write port, and a search memory with two read ports and a write port. The DCT section includes a DCT memory configurable as a two read, two write port memory and as a four read, four write port memory. The ports of these memories are selectively applied to various elements in the motion estimation path and the DCT path. In motion vector searching, the ALU performs averaging and difference operations on pixels in the frame and search memories. Data from the search memory is shifted for certain operations, before arithmetic operations in the ALU are performed.Type: GrantFiled: August 8, 1997Date of Patent: August 4, 1998Assignee: 8.times.8, Inc.Inventors: Jan Fandrianto, Chi Shin Wang, Sehat Sutardja, Hedley K. J. Rainnie, Bryan R. Martin
-
Patent number: 5594813Abstract: A programmable motion estimator includes one dual ported memory for storing an image block, the prediction error, and a temporary block used in interpolation, and a pixel-group random access dual ported memory for storing a search window. The two ports of the two memories are selectively applied to an arithmetic logic unit, or ALU, through a multiplexer. One output of the ALU provides an absolute difference, which is furnished to a tree adder. Another output of the ALU provides an average value or a difference value, as selected, which is routed to the inputs of the image memory and the search memory. In motion vector searching, the ALU performs pixel absolute difference arithmetic using the pixel groups from the image memory and from the search memory, and determines a sum of absolute differences in the tree adder. In half pixel interpolation, the ALU performs pixel averaging arithmetic using pixel groups from the search memory, and writes back to the search memory.Type: GrantFiled: February 19, 1992Date of Patent: January 14, 1997Assignee: Integrated Information Technology, Inc.Inventors: Jan Fandrianto, Chi S. Wang, Hedley K. J. Rainnie, Sehat Sutardja, Bryan R. Martin
-
Patent number: 5379351Abstract: A vision processor includes a control section, a motion estimation section, and a discrete cosine transform ("DCT") section. The motion estimation section includes two memories, an image memory with two read ports and a write port, and a search memory with two read ports and a write port. The DCT section includes a DCT memory configurable as a two read, two write port memory and as a four read, four write port memory. The ports of these memories are selectively applied to various elements in the motion estimation path and the DCT path. In motion vector searching, the ALU performs averaging and difference operations on pixels in the frame and search memories. Data from the search memory is shifted for certain operations, before arithmetic operations in the ALU are performed.Type: GrantFiled: February 19, 1992Date of Patent: January 3, 1995Assignee: Integrated Information Technology, Inc.Inventors: Jan Fandrianto, Chi S. Wang, Sehat Sutardja, Hedley K. J. Rainnie, Bryan R. Martin