Patents by Inventor Hironori Akamatsu
Hironori Akamatsu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20050128818Abstract: A memory circuit 10 includes: a feed-through input terminal 13 for inputting a signal different from a signal to be inputted when reading and writing memory cells; an intermediate buffer circuit 14 provided between regions where the memory cells are arranged, for relaying the signal inputted through the feed-through input terminal 13; and a feed-through output terminal 15 for outputting the signal relayed by the intermediate buffer circuit 14. Connections between the feed-through input terminal 13 and the intermediate buffer circuit 14 and between the intermediate buffer circuit 14 and the feed-through output terminal 15 are established by feed-through wires 16, 17, respectively. The feed-through wires 16, 17 are not connected to either a wire to be used when reading and wiring the memory cells, or the memory cells.Type: ApplicationFiled: December 15, 2004Publication date: June 16, 2005Inventors: Yutaka Terada, Hironori Akamatsu
-
Patent number: 6903973Abstract: A semiconductor memory device capable of accurately simulating a read-out timing of a memory cell and enhancing a production yield is provided. A dummy column selector is placed so as to be connected to dummy bit lines, and a plurality of dummy cells driving the dummy bit lines are placed at positions farthest in a column direction on a memory array from the side where an amplifier circuit is placed. This configuration allows a timing for driving the bit lines by the memory cells that are placed similarly at positions farthest from the amplifier circuit to be simulated accurately, thus enabling the generation of an amplifier startup signal without delay. Furthermore, a plurality of dummy word lines respectively connected to the plurality of dummy columns allow for readily switching from a dummy cell with a defect to a normal dummy cell.Type: GrantFiled: November 14, 2003Date of Patent: June 7, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Toshikazu Suzuki, Hironori Akamatsu
-
Publication number: 20050073885Abstract: A semiconductor memory device capable of accurately simulating a read-out timing of a memory cell and enhancing a production yield is provided. A dummy column selector is placed so as to be connected to dummy bit lines, and a plurality of dummy cells driving the dummy bit lines are placed at positions farthest in a column direction on a memory array from the side where an amplifier circuit is placed. This configuration allows a timing for driving the bit lines by the memory cells that are placed similarly at positions farthest from the amplifier circuit to be simulated accurately, thus enabling the generation of an amplifier startup signal without delay. Furthermore, a plurality of dummy word lines respectively connected to the plurality of dummy columns allow for readily switching from a dummy cell with a defect to a normal dummy cell.Type: ApplicationFiled: November 14, 2003Publication date: April 7, 2005Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Toshikazu Suzuki, Hironori Akamatsu
-
Patent number: 6831356Abstract: A memory array portion, a connection circuit serving as an interface of the memory array portion and a signal wiring connecting the memory array portion to the connection circuit are provided. Mesh wirings comprising first and second wiring layers are provided on the memory array portion. The connection circuit is connected to a plurality of signal lines comprising a third wiring layer provided on the memory array portion, the connection circuit or the signal wiring, through an intermediate wiring comprising the second wiring layer. The region where the intermediate wiring is provide on the memory array portion or on the signal wiring, and the mesh wiring comprising the second wiring layer is not present on the region where the intermediate wiring is provided.Type: GrantFiled: November 6, 2003Date of Patent: December 14, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yutaka Terada, Hironori Akamatsu
-
Publication number: 20040156230Abstract: A semiconductor memory device comprises a word line drive circuit including a drive transistor, which drives a word line; a circuit for turning the drive transistor OFF right after an output of the word line drive circuit reaches a high level; and a word-line-voltage increasing circuit for increasing a voltage of the word line after the drive transistor turns OFF. The word-line-voltage increasing circuit includes a coupling capacitor one end of which is connected to the word line, and a capacitor drive circuit an output end of which is connected to the other end of the coupling capacitor. The capacitor drive circuit switches its output from a low level to a high level at turn-OFF timing of the drive transistor. The coupling capacitor includes a wiring line running along the word line.Type: ApplicationFiled: February 6, 2004Publication date: August 12, 2004Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Katsuji Satomi, Hironori Akamatsu
-
Publication number: 20040095824Abstract: A semiconductor memory device capable of enhancing a production yield is provided. A dummy control circuit activates a first dummy column including a plurality of dummy cells placed at a position close to a row decoder in a row direction and a second dummy column including a plurality of dummy cells placed at a position farthest from the row decoder in a row direction with a plurality of memory cells interposed between the first dummy column and the second dummy column, through first and second dummy word lines. A dummy column selector selects either one of a signal on a first dummy bit line connected to the first dummy column and a signal on a second dummy bit line connected to the second dummy column, and outputs the selected signal to an amplifier control circuit. The amplifier control circuit generates an amplifier startup signal with respect to an amplifier circuit based on a signal from the dummy column selector.Type: ApplicationFiled: October 15, 2003Publication date: May 20, 2004Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Marefusa Kurumada, Hironori Akamatsu
-
Publication number: 20040093456Abstract: A memory array portion, a connection circuit serving as an interface of the memory array portion and a signal wiring connecting the memory array portion to the connection circuit are provided. Mesh wirings comprising first and second wiring layers are provided on the memory array portion. The connection circuit is connected to a plurality of signal lines comprising a third wiring layer provided on the memory array portion, the connection circuit or the signal wiring, through an intermediate wiring comprising the second wiring layer. The region where the intermediate wiring is provide on the memory array portion or on the signal wiring, and the mesh wiring comprising the second wiring layer is not present on the region where the intermediate wiring is provided.Type: ApplicationFiled: November 6, 2003Publication date: May 13, 2004Inventors: Yutaka Terada, Hironori Akamatsu
-
Patent number: 6633607Abstract: A semiconductor device includes: a transmitting section; and a receiving section, wherein the transmitting section and the receiving section are connected to each other through a bus, the transmitting section includes an encoding section for encoding data including a plurality of bits to produce bit-position information which indicates a position of at least one bit selected from the plurality of bits included in the data, and an output section for outputting the bit-position information onto the bus, and the receiving section includes an input section for receiving the bit-position information from the bus, and a decoding section for decoding the bit-position information to produce the data.Type: GrantFiled: February 12, 1999Date of Patent: October 14, 2003Assignee: Matsushta Electric Co., Ltd.Inventors: Hironori Akamatsu, Toru Iwata, Hiroyuki Yamauchi
-
Patent number: 6633588Abstract: First and second nodes are coupled together by a bus. The first node includes a detecting circuit for detecting the maximum data transfer capability of a connected node, at least two receiving circuits for receiving data from the bus, and a controlling circuit for selecting, based on an output signal from the detecting circuit and for optimizing the configuration of a receiving unit so as to bring the other of the receiving circuits to a stop. The second node includes a transmitting circuit for transmitting data to the bus and a notifying circuit for notifying the first node of its own maximum transfer capability.Type: GrantFiled: October 1, 1999Date of Patent: October 14, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Tadahiro Yoshida, Hiroyuki Yamauchi, Hironori Akamatsu, Satoshi Takahashi, Yutaka Terada, Yukio Arima, Takashi Hirata, Yoshihide Komatsu
-
Publication number: 20030169551Abstract: A first semiconductor integrated circuit is connected to a second semiconductor integrated circuit with a cable. In the first semiconductor integrated circuit, when a power supply voltage becomes less than a set voltage detection level, a voltage-detecting circuit outputs a voltage-detected signal to lower the voltage of the cable and to stop the operation. The second semiconductor integrated circuit detects the decrease in the voltage of the cable to recognize the halt of the operation of the first semiconductor integrated circuit. In the first semiconductor integrated circuit thus configured, in testing the operation under low-voltage conditions in which the power supply voltage is less than the set voltage detection level, the voltage-detecting circuit receives a control signal from an external terminal to stop the operation forcibly.Type: ApplicationFiled: February 13, 2003Publication date: September 11, 2003Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Hirokazu Sugimoto, Takashi Hirata, Hironori Akamatsu, Toru Iwata, Satoshi Takahashi
-
Patent number: 6604201Abstract: A power-saving network unit, which is connected to a network made up of a plurality of power-saving network units, includes: network monitoring means; network information memory; power-saving mode setting means; peripheral I/O interface; and digital processor. The network monitoring means monitors a topology of the network, or the interconnection relationship among the power-saving network units. Every time the network has been modified, the network monitoring means stores the modified network topology on the network information memory. The power-saving mode setting means receives the network information stored on the network information memory. If the power-saving network unit is a master or relay node in the network, then the power-saving mode setting means locks the peripheral I/O interface and digital processor of the power-saving network unit to the normal operation mode and prohibits these sections from entering the power-saving mode.Type: GrantFiled: October 27, 1999Date of Patent: August 5, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Satoshi Takahashi, Hiroyuki Yamauchi, Hironori Akamatsu, Tadahiro Yoshida, Yutaka Terada, Yukio Arima, Takashi Hirata, Yoshihide Komatsu
-
Publication number: 20030106001Abstract: The present invention provides a semiconductor integrated circuit having area efficiency and repair efficiency improved by sharing a redundant memory macro among a plurality of SRAM macros. Each of the plurality of memory macros 1A1 and 1A2 includes a memory cell array 1A-3 connected to word lines WL1 to WL32 and bit lines and a redundant circuit that replaces a defective bit line of the memory cell array to a normal bit line and a redundant bit line BLA65 and outputs defect information to a redundant signal line RA. The redundant memory macro 2A includes a redundant memory cell array connected to redundant word lines and the redundant bit line, and a first word line connection circuit that connects a word line corresponding to a memory macro to be repaired and disconnects a word line corresponding to a normal memory macro from the redundant word line.Type: ApplicationFiled: November 19, 2002Publication date: June 5, 2003Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Marefusa Kurumada, Hironori Akamatsu
-
Patent number: 6498519Abstract: A voltage control circuit for implementing, e.g., the CPS function in which a high-accuracy comparison is performed between a high external voltage and a reference voltage. A diode-connected transistor converts the external voltage to a voltage lower than the external voltage in conjunction with an external voltage dropping resistor. A comparator compares the converted voltage with a specified comparison voltage. The size of the transistor is determined such that the ratio of an increment of the converted voltage to an increment of the external voltage is sufficiently high in a comparison region in which the external voltage is close to the reference voltage. A clamping circuit clamps the converted voltage with a specified limit voltage such that the converted voltage does not exceed the withstand voltage of the circuit.Type: GrantFiled: February 4, 2000Date of Patent: December 24, 2002Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yutaka Terada, Hiroyuki Yamauchi, Hironori Akamatsu, Tadahiro Yoshida, Satoshi Takahashi, Takashi Hirata, Yukio Arima, Yoshihide Komatsu
-
Patent number: 6473873Abstract: A semiconductor memory device includes: a memory block including a plurality of memory cells; and a test pattern generation circuit for generating at least one test pattern for use in testing the memory block. A first bus line for coupling the memory block and the test pattern generation circuit has a larger width than that of a second bus line for coupling the memory block to the exterior of the semiconductor memory device.Type: GrantFiled: December 7, 1998Date of Patent: October 29, 2002Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hironori Akamatsu, Toru Iwata
-
Publication number: 20020093248Abstract: A network apparatus is provided, which allows another network apparatus to recognize the disconnection with reliability, if a power supply to the network apparatus is interrupted. A control unit operating with a first power supply outputs a first signal, which is level-converted and supplied as a second signal to an intermediate potential supply unit operating with a second power supply. In the intermediate potential supply unit, a switch receives a reset signal as a switch signal and outputs, when the power supply is interrupted, a ground potential to a driver instead of the second signal. As a result, an intermediate potential supplied to a cable is forcibly set to the ground potential.Type: ApplicationFiled: January 4, 2002Publication date: July 18, 2002Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Satoshi Takahashi, Takashi Hirata, Hironori Akamatsu, Yoshihide Komatsu, Koichi Sugimoto
-
Patent number: 6417700Abstract: In the circuit for detecting the voltage level of an analog signal, a conversion circuit converts an analog signal to digital signals by comparing the voltage level of the analog signal with a plurality of reference potentials. A filter circuit matches timings of at least either rising edges or falling edges of the digital signals with each other. This prevents malfunction in the voltage level detection.Type: GrantFiled: October 18, 2001Date of Patent: July 9, 2002Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Takashi Hirata, Hironori Akamatsu, Satoshi Takahashi, Yoshihide Komatsu, Yutaka Terada, Hirokazu Sugimoto
-
Patent number: 6404370Abstract: A semiconductor integrated circuit includes receiver, potential sensor and output fixing circuit. The receiver receives a differential signal that has been transmitted through a twisted pair of signal lines, and outputs a signal in accordance with the differential signal. The potential sensor senses a variation in in-phase potential of the differential signal transmitted through the twisted pair. And the output fixing circuit fixes an output of the receiver at a certain value if the variation sensed by the potential sensor is equal to or greater than a predetermined level. In this configuration, once the variation in the in-phase potential of the differential signal has reached the predetermined level, the output of the receiver is fixed at the certain value. Accordingly, even if the receiver operates erroneously due to the in-phase potential variation, the erroneous output of the receiver is not supplied to the next stage like a digital section.Type: GrantFiled: April 10, 2001Date of Patent: June 11, 2002Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yutaka Terada, Hironori Akamatsu, Satoshi Takahashi, Takashi Hirata, Yoshihide Komatsu
-
Patent number: 6400637Abstract: Four memory banks (10 to 13), each having a hierarchical word line structure, are provided. If a particular mode for one of the memory banks is specified by a control packet (PKT), a mode recognizer (15) produces the leading edges of change-of-sub-word enable (SEN0-3) and change-of-column enable (CEN-3) signals with the logical level of change-of-main-word enable (MEN0-3) signal fixed. This is done to make activated ones of sub-word and column select lines changeable in each of the memory banks with the same main word line still selected. In this manner, the row access speeds increase for the respective memory banks.Type: GrantFiled: October 18, 2000Date of Patent: June 4, 2002Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hironori Akamatsu, Toru Iwata, Makoto Kojima
-
Patent number: 6393520Abstract: A processing unit for carrying out specified data processing operations while performing read/write operations on data in an internal memory is coupled to a memory control unit for performing read/write operations on data in an external memory. Data exchange is carried out between the internal and external memories through the memory control unit. Data requiring a longer processing time or data frequently accessed is mapped into the internal memory in accordance with the data exchange, thereby improving overall memory system performance.Type: GrantFiled: April 17, 1998Date of Patent: May 21, 2002Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Takefumi Yoshikawa, Hironori Akamatsu, Satoshi Takahashi
-
Patent number: 6393577Abstract: The present invention provides a semiconductor integrated circuit system, having one master chip and a plurality of slave chips, for performing data transfer under a control of a predetermined clock. The system includes: a detection section for detecting a change in a state of the semiconductor integrated circuit system and for producing information indicating the detection result, the state including at least one of temperature and source voltage; and at least one clock phase adjustment section for receiving the information and for adjusting a phase of a clock used in transferring data output by the slave chip based on the information.Type: GrantFiled: July 15, 1998Date of Patent: May 21, 2002Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hironori Akamatsu, Toru Iwata