Patents by Inventor Hua-Chou Tseng
Hua-Chou Tseng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20030197226Abstract: A structure of an electrostatic discharge protection circuit, in which a buried layer is formed in the substrate of the electrostatic discharge protection circuit, and a sinker layer electrically connected to the buried layer and a drain is also formed therein. Thereby, when the electrostatic discharge protection circuit is activated, the current flows from a source through the buried layer and the sinker layer to the drain. The current flow path is remote from the gate dielectric layer to avoid damaging the gate dielectric by a large current, so as to improve the dielectric strength of the electrostatic discharge protection circuit.Type: ApplicationFiled: September 30, 2002Publication date: October 23, 2003Applicant: UNITED MICROELECTRONICS CORP.Inventors: Shiao-Shien Chen, Tsun-Lai Hsu, Tien-Hao Tang, Hua-Chou Tseng
-
Publication number: 20030197225Abstract: A structure of an electrostatic discharge protection circuit, in which a buried layer is formed in the substrate of the electrostatic discharge protection circuit, and a sinker layer electrically connected to the buried layer and a drain is also formed therein. Thereby, when the electrostatic discharge protection circuit is activated, the current flows from a source through the buried layer and the sinker layer to the drain. The current flow path is remote from the gate dielectric layer to avoid damaging the gate dielectric by a large current, so as to improve the dielectric strength of the electrostatic discharge protection circuit.Type: ApplicationFiled: April 29, 2002Publication date: October 23, 2003Inventors: Shiao-Shien Chen, Tsun-Lai Hsu, Tien-Hao Tang, Hua-Chou Tseng
-
Patent number: 6559016Abstract: A method of manufacturing a low-leakage, high-performance device. A substrate having a gate electrode thereon is provided. A lightly doped, high-energy implantation is conducted to form a lightly doped source/drain terminal in the substrate. An offset spacer is formed on each sidewall of the gate electrode. A heavily doped implantation is conducted to form a heavily doped source/drain terminal in the substrate. The heavily doped source/drain terminal has a depth smaller than the lightly doped source/drain terminal. A protective spacer structure is formed on each sidewall of the gate electrode. A deep-penetration source/drain implantation is carried out to form a deep source/drain terminal in the substrate.Type: GrantFiled: December 5, 2000Date of Patent: May 6, 2003Assignee: United Microelectronics Corp.Inventors: Hua-Chou Tseng, Tony Lin
-
Patent number: 6521470Abstract: A method of measuring the thickness of an epitaxial layer is disclosed. The method is particularly useful in measuring the epitaxial layer with a doping concentration lower than or similar to the substrate on which the epitaxial layer is formed. The method uses a non-single crystal layer previously formed on the substrate before forming the epitaxial layer over the substrate so that the portion of the epitaxial layer on the non-single crystal layer will be polycrystal. To obtain the thickness of the epitaxial layer, thicknesses of the polycrystal layer and the non-single crystal layer as well as the thickness difference between the polycrystal layer plus the non-single crystal layer and the epitaxial layer are measured. The thickness of the epitaxial layer equals the result of the total thickness of the polycrystal layer plus the non-single crystal layer minus the thickness difference between the polycrystal layer plus the non-single crystal layer and the epitaxial layer.Type: GrantFiled: May 16, 2002Date of Patent: February 18, 2003Assignee: United Microelectronics Corp.Inventors: Ching-Fu Lin, Hua-Chou Tseng, Teng-Chi Yang
-
Patent number: 6509218Abstract: The front-stage process of a fully depleted SOI device and the structure thereof are described. An SOI substrate having an insulation layer and a crystalline silicon layer above the insulation layer is provided. An isolation layer is formed in the crystalline silicon layer and is connected to the insulation layer to define a first-type MOS active region. An epitaxial suppressing layer is formed above the crystalline silicon layer outside of the first-type MOS active region. A second-type doped epitaxial silicon layer is selectively formed above the crystalline silicon layer in the first-type MOS active region. The second-type doped epitaxial layer is doped in-situ. An undoped epitaxial silicon layer is selectively formed above the second-type doped epitaxial silicon layer. The epitaxial suppressing layer is then removed.Type: GrantFiled: April 9, 2002Date of Patent: January 21, 2003Assignee: United Microelectronics Corp.Inventors: Wen-Kuan Yeh, Hua-Chou Tseng, Jiann Liu
-
Publication number: 20030008515Abstract: A gate mask is formed on a silicon substrate of a semiconductor wafer followed by etching region of the silicon substrate not covered by the gate mask to a predetermined depth. Subsequently, a silicon oxide layer is formed on the region of the silicon substrate not covered by the gate mask. A first conductive layer and a second conductive layer are formed respectively on the silicon substrate. Then, a first etching back process is performed to form a spacer consisting of the second conductive layer, the first conductive layer and the silicon oxide layer on the region of the silicon substrate below the gate mask. After the gate mask is removed, a selective etching process is performed to remove portions of both the first conductive layer and the silicon oxide layer to form the spacer into an undercut profile. Finally, a doping process and an ion implantation process are performed, respectively, to form lightly doped drains (LDDs) and a source/drain (S/D) of a vertical MOS transistor.Type: ApplicationFiled: July 3, 2001Publication date: January 9, 2003Inventors: Tai-Ju Chen, Hua-Chou Tseng
-
Patent number: 6489206Abstract: A method for forming a self-aligned local-halo metal-oxide-semiconductor device is provided. The present method is characterized in that a pair of first sidewall spacers is firstly formed on opposite sides of a gate electrode over a semiconductor substrate, and then a pair of second sidewall spacers is formed, each of which formed on one side of each first sidewall spacer. Next, a raised source/drain is formed upward on the substrate between each shallow trench isolation and each second sidewall spacer. Thereafter, the pair of second sidewall spacers is stripped away. Then, the gate electrode and raised source/drain act as the self-aligned ion implant masks, a LDD/Halo implantation is performed to form a local LDD/Halo diffusion region between each shallow trench isolation and each of the first sidewall spacers.Type: GrantFiled: March 22, 2001Date of Patent: December 3, 2002Assignee: United Microelectronics Corp.Inventors: Tai-Ju Chen, Hua-Chou Tseng
-
Publication number: 20020173088Abstract: The present invention provides a method of forming a metal-oxide-semiconductor (MOS) transistor on a surface of a substrate of a semiconductor wafer. A gate is firstly formed in a predetermined area on the surface of the substrate. A first ion implantation process using group VA elements as dopant is performed thereafter to form a first doped area in portions of the substrate adjacent to either side of the gate. By performing a second ion implantation process immediately after the first ion implantation process using group VIIIA or group IVA elements as dopant, a second doped area is formed in portions of the substrate adjacent to portions of the substrate under the first doped area. After depositing a rapid-thermal chemical vapor deposition (RTCVD) dielectric layer that covers both the substrate and the gate, a spacer on either side of the gate is finally formed by etching back the RTCVD dielectric layer.Type: ApplicationFiled: April 25, 2001Publication date: November 21, 2002Inventors: Hua-Chou Tseng, Tony Lin, Kuan-Lun Cheng
-
Patent number: 6476448Abstract: The front-stage process of a fully depleted SOI device and the structure thereof are described. An SOI substrate having an insulation layer and a crystalline silicon layer above the insulation layer is provided. An isolation layer is formed in the crystalline silicon layer and is connected to the insulation layer to define a first-type MOS active region. An epitaxial suppressing layer is formed above the crystalline silicon layer outside of the first-type MOS active region. A second-type doped epitaxial silicon layer is selectively formed above the crystalline silicon layer in the first-type MOS active region. The second-type doped epitaxial layer is doped in-situ. An undoped epitaxial silicon layer is selectively formed above the second-type doped epitaxial silicon layer. The epitaxial suppressing layer is then removed.Type: GrantFiled: January 12, 2001Date of Patent: November 5, 2002Assignee: United Microelectronics Corp.Inventors: Wen-Kuan Yeh, Hua-Chou Tseng, Jiann Liu
-
Publication number: 20020137293Abstract: A method for forming a self-aligned local-halo metal-oxide-semiconductor device is provided. The present method is characterized in that a pair of first sidewall spacers is firstly formed on opposite sides of a gate electrode over a semiconductor substrate, and then a pair of second sidewall spacers is formed, each of which formed on one side of each first sidewall spacer. Next, a raised source/drain is formed upward on the substrate between each shallow trench isolation and each second sidewall spacer. Thereafter, the pair of second sidewall spacers is stripped away. Then, the gate electrode and raised source/drain act as the self-aligned ion implant masks, a LDD/Halo implantation is performed to form a local LDD/Halo diffusion region between each shallow trench isolation and each of the first sidewall spacers.Type: ApplicationFiled: February 1, 2002Publication date: September 26, 2002Applicant: United Microelectronics Corp.Inventors: Tai-Ju Chen, Hua-Chou Tseng
-
Publication number: 20020135015Abstract: A method for forming a self-aligned local-halo metal-oxide-semiconductor device is provided. The present method is characterized in that a pair of first sidewall spacers is firstly formed on opposite sides of a gate electrode over a semiconductor substrate, and then a pair of second sidewall spacers is formed, each of which formed on one side of each first sidewall spacer. Next, a raised source/drain is formed upward on the substrate between each shallow trench isolation and each second sidewall spacer. Thereafter, the pair of second sidewall spacers is stripped away. Then, the gate electrode and raised source/drain act as the self-aligned ion implant masks, a LDD/Halo implantation is performed to form a local LDD/Halo diffusion region between each shallow trench isolation and each of the first sidewall spacers.Type: ApplicationFiled: March 22, 2001Publication date: September 26, 2002Inventors: Tai-Ju Chen, Hua-Chou Tseng
-
Publication number: 20020137299Abstract: The present invention provides a method to fabricate an MOS transistor and to reduce the gate-induced-drain-leakage current. The method is primarily to form a mask on the top of the gate. Because of the screening of the mask, spaced regions will be formed between the gate and the lightly doped drain/source regions in an ion-implantation process. Afterward, By using another ion-implantation process with opposite conductive type ions, package regions is then formed between the substrate and the lightly doped drain/source regions. Then, a sidewall of the gate is formed, and the drain/source regions are also formed by an ion-implantation process. Finally, an anneal process is performed to complete the fabrication of the MOS transistor. Because of the existence of the spaced regions that we propose in advance, such design can avoid overlap between a gate and lightly doped drain/source regions. Consequently, the method provided in the present invention can decrease the problem of gate-induced-drain-leakage current.Type: ApplicationFiled: March 20, 2001Publication date: September 26, 2002Inventors: Hua-Chou Tseng, Tony Lin
-
Publication number: 20020110988Abstract: The front-stage process of a fully depleted SOI device and the structure thereof are described An SOI substrate having an insulation layer and a crystalline silicon layer above the insulation layer is provided. An isolation layer is formed in the crystalline silicon layer and is connected to the insulation layer to define a first-type MOS active region. An epitaxial suppressing layer is formed above the crystalline silicon layer outside of the first-type MOS active region A second-type doped epitaxial silicon layer is selectively formed above the crystalline silicon layer in the first-type MOS active region. The second-type doped epitaxial layer is doped in-situ. An undoped epitaxial silicon layer is selectively formed above the second-type doped epitaxial silicon layer. The epitaxial suppressing layer is then removed.Type: ApplicationFiled: April 9, 2002Publication date: August 15, 2002Inventors: Wen-Kuan Yeh, Hua-Chou Tseng, Jiann Liu
-
Publication number: 20020106864Abstract: This invention relates to a method for filling of a shallow trench isolation, more particularly, to a method of gap filling shallow trench isolation with ozone-TEOS. A pad oxide layer is provided over the surface of a substrate. The first nitride layer is deposited overlying the pad oxide layer. A isolation trench is etched through the first nitride and pad oxide layers into the semiconductor substrate. A thermal oxide layer is grown within the isolation trenches. The second silicon nitride layer is deposited over the first nitride layer and over the thermal oxide layer within the isolation trenches. The second silicon nitride layer and the thermal oxide layer which are on the first surface of the isolation trenches are removed by using the anisotropic etching method and the semiconductor substrate is shown. Thereafter, an ozone-TEOS layer is deposited overlying the second silicon nitride layer and the semiconductor substrate and filling the isolation trenche.Type: ApplicationFiled: February 8, 2001Publication date: August 8, 2002Inventors: Tai-Ju Chen, Hua-Chou Tseng
-
Publication number: 20020093054Abstract: The front-stage process of a fully depleted SOI device and the structure thereof are described. An SOI substrate having an insulation layer and a crystalline silicon layer above the insulation layer is provided. An isolation layer is formed in the crystalline silicon layer and is connected to the insulation layer to define a first-type MOS active region. An epitaxial suppressing layer is formed above the crystalline silicon layer outside of the first-type MOS active region. A second-type doped epitaxial silicon layer is selectively formed above the crystalline silicon layer in the first-type MOS active region. The second-type doped epitaxial layer is doped in-situ. An undoped epitaxial silicon layer is selectively formed above the second-type doped epitaxial silicon layer. The epitaxial suppressing layer is then removed.Type: ApplicationFiled: January 12, 2001Publication date: July 18, 2002Applicant: United Microelectronics Corp.Inventors: Wen-Kuan Yeh, Hua-Chou Tseng, Jiann Liu
-
Publication number: 20020090763Abstract: The present invention provides a method of forming a substrate contact electrode in a silicon-on-insulator (SOI) wafer. The SOI wafer has a substrate, with a first insulator layer and a silicon layer covering the substrate, respectively. The method begins with the etching of a contact hole from the surface of the silicon layer through to the substrate and forming a second insulator layer covering the interior wall and the bottom surface within the contact hole. After removing portions of the second insulator layer from the bottom surface within the contact hole, a substrate contact plug is formed in the contact hole. Finally, a first ion implantation process is performed to form a well in the SOI wafer.Type: ApplicationFiled: January 5, 2001Publication date: July 11, 2002Inventor: Hua-Chou Tseng
-
Publication number: 20020068415Abstract: A method of fabricating a shallow trench isolation structure is disclosed. On a substrate, a pad oxide layer and a mask layer are successively formed. The pad oxide layer, the mask layer and a portion of the substrate are patterned to form a trench. After performing a rapid wet thermal process, a liner layer is formed on the exposed surface of the substrate, including the exposed silicon surface of the substrate in the trench and sidewalls and the surface of the mask layer. An oxide layer is deposited over the trench and the substrate and fills the trench. A planarization process is performed until the mask layer is exposed. The mask layer and the pad oxide layer are removed to complete the shallow trench isolation structure.Type: ApplicationFiled: December 1, 2000Publication date: June 6, 2002Inventors: Hua-Chou Tseng, Tony Lin, Chien Chao-Huang
-
Publication number: 20020068410Abstract: A method of manufacturing a low-leakage, high-performance device. A substrate having a gate electrode thereon is provided. A lightly doped, high-energy implantation is conducted to form a lightly doped source/drain terminal in the substrate. An offset spacer is formed on each sidewall of the gate electrode. A heavily doped implantation is conducted to form a heavily doped source/drain terminal in the substrate. The heavily doped source/drain terminal has a depth smaller than the lightly doped source/drain terminal. A protective spacer structure is formed on each sidewall of the gate electrode. A deep-penetration source/drain implantation is carried out to form a deep source/drain terminal in the substrate.Type: ApplicationFiled: December 5, 2000Publication date: June 6, 2002Inventors: Hua-Chou Tseng, Tony Lin
-
Patent number: 6368941Abstract: The present invention provides a method of fabricating a STI on a wafer to eliminate the common occurrence of junction leakage in the prior art. The method begins by forming a patterned hard mask on a silicon substrate. The patterned hard mask is a laminated layer comprising a pad oxide and a silicon nitride layer, and exposes a portion of the surface of the silicon substrate. The exposed portion of the silicon substrate is then dry etched to form a trench in the silicon substrate having a <100> surface and a <111> surface. Next, a portion of the pad oxide is wet etched around the STI corners of the trench to expose a portion of the top surface of the silicon substrate surrounding the periphery of the trench. A microwave-excited Kr/O2 plasma is used to oxidize both the interior surface of the trench and the exposed top surface of the silicon substrate located beneath the layer of silicon nitride surrounding the periphery of the trench at a temperature of 400° C.Type: GrantFiled: November 8, 2000Date of Patent: April 9, 2002Assignee: United Microelectronics Corp.Inventors: Tai-Ju Chen, Hua-Chou Tseng
-
Publication number: 20010045608Abstract: A method for forming a high-speed device in an integrated circuit is disclosed. The approaches include reduction of gate-size and cutback on device capacitance and resistance. In the present invention, poly-trench etching followed by silicone selective growth and dielectric spacer formation are used to define gate length. A reduced gate size is therefore obtained. As with a dielectric buffer layer positioned below the source and drain regions, the proposed device possesses a largely decreased junction capacitance area. The design of air-gap spacer is to cut down on the overlap capacitance between gate and source/drain. Finally, with the application of raised polysilicon source and drain layers to behave as silicide consumption layer and the utilization of the buffer layer to provide diffusion protection, the silicide layer can be thickly formed to reduce sheet resistance without any increment on the junction leakage current.Type: ApplicationFiled: December 29, 1999Publication date: November 29, 2001Inventors: HUA-CHOU TSENG, TONY LIN