Patents by Inventor HUNG AN KAO
HUNG AN KAO has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240130055Abstract: This disclosure relates to a combined power module that includes a base structure, a terminal structure, a second terminal, and a cover. The terminal structure includes a mount assembly and a plurality of first terminals. The mount assembly is assembled on the base structure. The first terminals are disposed on the mount assembly. The second terminal is disposed on the base structure. The cover is disposed on the base structure and covers at least part of the first terminals and at least part of the second terminal.Type: ApplicationFiled: March 2, 2023Publication date: April 18, 2024Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Yuan-Cheng HUANG, I-Hung CHIANG, Ji-Yuan SYU, Hsin-Han LIN, Po-Kai CHIU, Kuo-Shu KAO
-
Publication number: 20240126327Abstract: The present disclosure provides an electronic wearable device. The electronic wearable device includes a first module having a first contact and a second module having a second contact. The first contact is configured to keep electrical connection with the second contact in moving with respect to each other during a wearing period.Type: ApplicationFiled: October 14, 2022Publication date: April 18, 2024Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Chao Wei LIU, Wei-Hao CHANG, Yung-I YEH, Jen-Chieh KAO, Tun-Ching PI, Ming-Hung CHEN, Hui-Ping JIAN, Shang-Lin WU
-
Publication number: 20240124844Abstract: The present disclosure provides a method for preparing a composition including mesenchymal stem cells, extracellular vesicles produced by the mesenchymal stem cells, and growth factors, the composition prepared by the method, and use of the composition for treating arthritis. The composition of the present disclosure achieves the effect of treating arthritis through various efficacy experiments.Type: ApplicationFiled: October 4, 2023Publication date: April 18, 2024Inventors: Chia-Hsin Lee, Po-Cheng Lin, Yong-Cheng Kao, Ming-Hsi Chuang, Chun-Hung Chen, Chao-Liang Chang, Kai-Ling Zhang
-
Publication number: 20240117342Abstract: An construction method of an embryonic chromosome signal library is provided. The construction method comprises obtaining an embryo and performing whole-genome amplification and next-generation sequencing to obtain a first chromosome signal; mapping the first chromosome signal to a chromosome reference signal to obtain a second chromosome signal; dividing the second chromosome signal within a predetermined interval range to obtain a third chromosome signal; and performing a regression correction on the sequencing read count (RC) of the third chromosome signal to obtain an embryonic chromosome signal library. Furthermore, a detection method and system of embryonic chromosomes are also provided. Thereby, the information comparison of the embryo chromosome signal library is used to determine whether the pre-implantation embryo is abnormal or not to achieve pre-implantation chromosome screening of pre-implantation embryos.Type: ApplicationFiled: October 2, 2023Publication date: April 11, 2024Inventors: LI-JEN SU, SHAO-PING WENG, YU-YU YEN, LI-CHING WU, HUI-YIN CHIU, JUI-HUNG KAO
-
Patent number: 11955428Abstract: A semiconductor structure includes a substrate, a conductive via and a first insulation layer. The conductive via is through the substrate. The first insulation layer is between the substrate and the conductive via. A first surface of the first insulation layer facing the substrate and a second surface of the first insulation layer facing the conductive via are extended along different directions.Type: GrantFiled: February 6, 2021Date of Patent: April 9, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Hsin-Hung Chen, Min-Feng Kao, Hsing-Chih Lin, Jen-Cheng Liu, Dun-Nian Yaung
-
Patent number: 11948939Abstract: An integrated circuit (IC) with active and dummy device cell arrays and a method of fabricating the same are discloses. The IC includes a substrate, an active device cell, and a dummy device cell. The active device cell includes an array of source/drain (S/D) regions of a first conductivity type disposed on or within the substrate and an array of gate structures with a first gate fill material disposed on the substrate. The dummy device cell includes a first array of S/D regions of the first conductivity type disposed on or within the substrate, a second array of S/D regions of a second conductivity type disposed on or within the substrate, and an array of dual gate structures disposed on the substrate. Each of the dual gate structures includes the first gate fill material and a second gate fill material that is different from the first gate fill material.Type: GrantFiled: May 13, 2021Date of Patent: April 2, 2024Assignee: Taiwan Semiconductor Manufacturing Company, LtdInventors: Kai-Chi Wu, Ching-Hung Kao, Meng-I Kang, Kuo-Fang Ting
-
Publication number: 20240103752Abstract: Disclosed is a system comprising a memory device and a processing device, operatively coupled with the memory device, to perform operations including identifying a group of memory cells corresponding to a first range of logical block addresses (LBAs). The operations performed by the processing device further include receiving a memory access command with respect to the group of memory cells. The operations performed by the processing device further include responsive to determining that a data structure associated with the group of memory cells references a second range of LBAs, blocking the memory access command; responsive to determining that the first range of LBAs does not include each LBA of the second range of LBAs, performing, on the group of memory cells, a trim operation; and responsive to determining that the data structure indicates the completion of the trim operation, performing a memory access operation specified by the memory access command.Type: ApplicationFiled: December 5, 2023Publication date: March 28, 2024Inventors: Yueh-Hung Chen, Fangfang Zhu, Horia Simionescu, Chih-Kuo Kao, Jiangli Zhu
-
Publication number: 20240105887Abstract: A package structure, including: a first packaging member having oppositely arranged first surface and second surface; a control chip covered by the first packaging member; a plurality of conductors provided on and protruding from the control chip and electrically connected to electrical contacts of the control chip, the conductors being covered by the first packaging member, and ends of the conductors facing away from the control chip being flush with the first surface; a wire pattern layer disposed on the first surface and electrically connected to the conductors; a light emitting element located on the first surface and electrically connected to the control chip via the wire pattern layer; and a second packaging member covering the light emitting element and affixed to the first surface and the wire pattern layer, a light beam emitted by the light emitting element being allowed to travel outward through the second packaging member.Type: ApplicationFiled: April 14, 2023Publication date: March 28, 2024Inventors: Chih-Hung TZENG, Chih-Chiang KAO, Chien-Chung HUANG
-
Patent number: 11901305Abstract: A method of fabricating a semiconductor structure includes forming an alignment mark layer on a substrate; patterning the alignment mark layer for forming at least one alignment mark feature; forming a bottom conductive layer on the patterned alignment mark layer in a substantially conformal manner; forming an insulator layer on the bottom conductive layer; and forming a top conductive layer on the insulator layer.Type: GrantFiled: June 13, 2022Date of Patent: February 13, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO. LTD.Inventors: Kuo-Hung Lee, Chih-Fei Lee, Fu-Cheng Chang, Ching-Hung Kao
-
Publication number: 20240021738Abstract: A semiconductor structure including a substrate, a first well region, a second well region, an isolation, a gate structure, and a dielectric layer is provided. The first well region is disposed in the substrate, wherein a dopant of the first well region includes arsenic. The second well region is disposed in the substrate under the first well region, wherein the second well region has a conductivity type different from that of the first doping region. The isolation is disposed in the substrate and surrounds the first well region, wherein a depth of the isolation is substantially greater than or equal to a depth of the first well region from a first surface of the substrate. The gate structure are disposed sequentially over the substrate and overlaps the first well region. A method of forming the semiconductor structure is also provided.Type: ApplicationFiled: July 14, 2022Publication date: January 18, 2024Inventors: ANHAO CHENG, CHING-HUNG KAO, YEN-LIANG LIN, MENG-I KANG, KAI-CHI WU, CHIEN-WEI LEE
-
Publication number: 20230387176Abstract: The present disclosure provides a method of manufacturing a semiconductor structure of a CMOS image sensor. The method includes providing a substrate; growing an epitaxial layer on the substrate; forming a barrier layer on the epitaxial layer; forming a trench extending into the epitaxial layer; oxidizing the epitaxial layer to form a liner layer; defining a region of a photodiode and a first dopant thickness; implanting dopants into the epitaxial layer around a sidewall of the trench to form a protective layer with a second dopant thickness less than the first dopant thickness; forming an oxide layer in the trench; performing an annealing operation to densify the oxide layer to form a densified oxide layer, wherein the protective layer, expanded from the second dopant thickness to a third dopant thickness less than the first dopant thickness, is kept spaced from the region; and forming the photodiode in the region.Type: ApplicationFiled: May 26, 2022Publication date: November 30, 2023Inventors: CHING-HUNG KAO, JING-JYU CHOU
-
Publication number: 20230387111Abstract: An integrated circuit (IC) with active and dummy device cell arrays and a method of fabricating the same are discloses. The IC includes a substrate, an active device cell, and a dummy device cell. The active device cell includes an array of source/drain (S/D) regions of a first conductivity type disposed on or within the substrate and an array of gate structures with a first gate fill material disposed on the substrate. The dummy device cell includes a first array of S/D regions of the first conductivity type disposed on or within the substrate, a second array of S/D regions of a second conductivity type disposed on or within the substrate, and an array of dual gate structures disposed on the substrate. Each of the dual gate structures includes the first gate fill material and a second gate fill material that is different from the first gate fill material.Type: ApplicationFiled: August 9, 2023Publication date: November 30, 2023Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kai-Chi WU, Ching-Hung Kao, Meng-I Kang, Kuo-Fang Ting
-
Publication number: 20230378205Abstract: A semiconductor device includes a plurality of isolation structures, wherein each isolation structure of the plurality of isolation structures is spaced from an adjacent isolation structure of the plurality of isolation structures. The semiconductor device further includes a gate structure. The gate structure includes a first sidewall and a second sidewall angled with respect to the first sidewall. The gate structure further includes a first surface extending between the first sidewall and the second sidewall, wherein a dimension of the gate structure in a first direction is less than a dimension of each of the plurality of isolation structures in the first direction.Type: ApplicationFiled: July 31, 2023Publication date: November 23, 2023Inventors: Chia-Yu WEI, Fu-Cheng CHANG, Hsin-Chi CHEN, Ching-Hung KAO, Chia-Pin CHENG, Kuo-Cheng LEE, Hsun-Ying HUANG, Yen-Liang LIN
-
Publication number: 20230371250Abstract: A flash memory includes a linear array of flash memory cells having a source region extending along a first direction. Each flash memory cell includes a floating gate disposed adjacent the source region. The linear array of flash memory cells further includes isolation strips disposed between the floating gates of the flash memory cells. An erase gate line extends along the first direction and is disposed over the source region. A control gate line extends along the first direction and is disposed over the isolation strips and over the floating gates of the flash memory cells. The control gate line has a non-straight edge proximate to the source region that is indented away from the source region at least where the control gate line is disposed over the isolation strips.Type: ApplicationFiled: July 27, 2023Publication date: November 16, 2023Inventors: Shun-Neng Wang, Tung-Huang Chen, Ching-Hung Kao
-
Publication number: 20230328972Abstract: A flash memory includes a linear array of flash memory cells having a source region extending along a first direction. Each flash memory cell includes a floating gate disposed adjacent the source region. The linear array of flash memory cells further includes isolation strips disposed between the floating gates of the flash memory cells. An erase gate line extends along the first direction and is disposed over the source region. A control gate line extends along the first direction and is disposed over the isolation strips and over the floating gates of the flash memory cells. The control gate line has a non-straight edge proximate to the source region that is indented away from the source region at least where the control gate line is disposed over the isolation strips.Type: ApplicationFiled: April 6, 2022Publication date: October 12, 2023Inventors: Shun-Neng Wang, Tung-Huang Chen, Ching-Hung Kao
-
Patent number: 11784198Abstract: A semiconductor device includes a plurality of isolation structures, wherein each isolation structure of the plurality of isolation structures is spaced from an adjacent isolation structure of the plurality of isolation structures in a first direction. The semiconductor device further includes a gate structure. The gate structure includes a top surface; a first sidewall angled at a non-perpendicular angle with respect to the top surface; and a second sidewall angled with respect to the top surface. The gate structure further includes a first horizontal surface extending between the first sidewall and the second sidewall, wherein the first horizontal surface is parallel to the top surface, and a dimension of the gate structure in a second direction, perpendicular to the first direction, is less than a dimension of each of the plurality of isolation structures in the second direction.Type: GrantFiled: June 2, 2022Date of Patent: October 10, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chia-Yu Wei, Fu-Cheng Chang, Hsin-Chi Chen, Ching-Hung Kao, Chia-Pin Cheng, Kuo-Cheng Lee, Hsun-Ying Huang, Yen-Liang Lin
-
Publication number: 20230307366Abstract: Semiconductor structures and method of forming the same are provided. A semiconductor structure according to the present disclosure includes a contact feature in a dielectric layer, a passivation structure over the dielectric layer, a conductive feature over the passivation structure, a seed layer disposed between the conductive feature and the passivation structure, a protecting layer disposed along sidewalls of the conductive feature, and a passivation layer over the conductive feature and the protecting layer.Type: ApplicationFiled: June 5, 2023Publication date: September 28, 2023Inventors: Wen-Chun Wang, Tzy-Kuang Lee, Chih-Hsien Lin, Ching-Hung Kao, Yen-Yu Chen
-
Publication number: 20230299124Abstract: A method of forming a capacitor is disclosed. The method includes forming a portion of a metallization layer on a substrate, forming a via layer on the substrate, and forming a first electrode between the metallization layer and the via layer, where the first electrode is electrically connected to the metallization layer. The method also includes forming a second electrode between the metallization layer and the via layer, where the second electrode is electrically connected to the via layer, and forming a dielectric layer between the first electrode and the second electrode, where the first electrode is not electrically connected to any other conductors other than through the metallization layer, and where the second electrode is not electrically connected to any conductors other than through the via layer.Type: ApplicationFiled: March 21, 2022Publication date: September 21, 2023Inventors: Pei-Jen Wang, Ching-Hung Kao, Tzy-Kuang Lee, Meng-Chang Ho, Kun-Mao Wu
-
Publication number: 20230287666Abstract: A fast switch for a sanitary device, which fast switch is designed to connect a water source and a water outlet apparatus, the fast switch includes a tube body with a water inlet end for connecting to the water source, a water outlet end to connect to the water outlet apparatus, with both being able to approach or move away from each other, and a pressing piece disposed on the water outlet end that moves therewith; and a valve body in the tube body which realizes at least two fluidic switching states between the water inlet and outlet ends. The valve body includes a switch element, and the pressing piece is able to press the switch element due to the mutual approaching of the water inlet and outlet ends, whereby the valve body is switched to selectively set one of the two fluidic switching states between the water inlet and outlet ends.Type: ApplicationFiled: August 9, 2021Publication date: September 14, 2023Applicant: Neoperl AGInventor: Chih-Hung KAO
-
Publication number: 20230275121Abstract: A semiconductor structure includes a first dielectric layer, a conductive layer over the first dielectric layer, and a first electrode over a first portion of the conductive layer. A first thickness of the first portion of the conductive layer is greater than a second thickness of a second portion of the conductive layer not under the first electrode.Type: ApplicationFiled: February 28, 2022Publication date: August 31, 2023Inventor: Ching-Hung KAO