Patents by Inventor Hyeng Ouk Lee
Hyeng Ouk Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11068179Abstract: A smart vehicle system is disclosed, which relates to technology for increasing efficiency of a vehicle-embedded memory. The smart vehicle system includes a host and a storage device. The host selects any one of a first mode and a second mode according to operation, process or workload of a vehicle, and transmits and receives data through different channels in response to the first mode and the second mode. The storage device stores the data received through different channels in the first core circuit and the second core circuit, or reads the data stored in the first core circuit and the second core circuit. The storage device executes different operations in the first mode and the second mode in a manner that an operation to be executed in the first mode is different from an operation to be executed in the second mode.Type: GrantFiled: March 19, 2019Date of Patent: July 20, 2021Assignee: SK HYNIX INC.Inventor: Hyeng Ouk Lee
-
Patent number: 10942674Abstract: A semiconductor device and a semiconductor system including the same are disclosed. The semiconductor system includes a first semiconductor device having a memory region, the first semiconductor device configured to output reliability information of the memory region to an external part, and a second semiconductor device configured to control the first semiconductor device based on the reliability information.Type: GrantFiled: July 31, 2018Date of Patent: March 9, 2021Assignee: SK hynix Inc.Inventor: Hyeng Ouk Lee
-
Publication number: 20200273856Abstract: A semiconductor integrated circuit may include a first power line, a second power line, a third power line and a protection circuit. The first power line may receive an external voltage. The second power line may receive a voltage greater than the external voltage. The third power line may receive a voltage less than the external voltage applied to the first power line and the voltage applied to the second power line. The protection circuit may from a current path between the first power line, the second power line and the third power line when a surge voltage may be applied to the first power line to discharge the surge voltage to the third power line.Type: ApplicationFiled: November 5, 2019Publication date: August 27, 2020Applicant: SK hynix Inc.Inventors: Chang Hwi LEE, Jung Eon MOON, Hyeng Ouk LEE, Joung Cheul CHOI
-
Publication number: 20200189609Abstract: A smart vehicle system, which relates to technology for improving driving stability, safety and reliability of a vehicle when an error occurs in operational reliability of the vehicle. The smart vehicle system includes a host configured to receive a communication state information, store the received communication state information, and transmit a priority information of a communicable interface in response to the communication state information, a controller configured to select the communicable interface in response to the priority information, when a fault in the storage device is detected, and a communication interface circuit configured to include a plurality of communicable interfaces and to communicate with an external electronic device through the communicable interface selected by the controller.Type: ApplicationFiled: April 11, 2019Publication date: June 18, 2020Inventor: Hyeng Ouk LEE
-
Publication number: 20200192587Abstract: A smart vehicle system is disclosed, which relates to technology for increasing efficiency of a vehicle-embedded memory. The smart vehicle system includes a host and a storage device. The host selects any one of a first mode and a second mode according to operation, process or workload of a vehicle, and transmits and receives data through different channels in response to the first mode and the second mode. The storage device stores the data received through different channels in the first core circuit and the second core circuit, or reads the data stored in the first core circuit and the second core circuit. The storage device executes different operations in the first mode and the second mode in a manner that an operation to be executed in the first mode is different from an operation to be executed in the second mode.Type: ApplicationFiled: March 19, 2019Publication date: June 18, 2020Inventor: Hyeng Ouk LEE
-
Publication number: 20190187933Abstract: A semiconductor device and a semiconductor system including the same are disclosed. The semiconductor system includes a first semiconductor device having a memory region, the first semiconductor device configured to output reliability information of the memory region to an external part, and a second semiconductor device configured to control the first semiconductor device based on the reliability information.Type: ApplicationFiled: July 31, 2018Publication date: June 20, 2019Inventor: Hyeng Ouk LEE
-
Patent number: 9964974Abstract: A semiconductor apparatus includes a detection voltage generation circuit configured to generate a first detection voltage and a second detection voltage of which voltage levels are varied according to characteristics of a PMOS transistor and an NMOS transistor in response to a detection enable signal, a code generation circuit configured to generate a detection code in response to the voltage levels of the first and second detection voltages, a reference voltage generation circuit configured to generate a reference voltage in response to the detection code, an internal voltage generation circuit configured to generate an internal voltage in response to the reference voltage, and an internal circuit configured to operate by receiving the internal voltage.Type: GrantFiled: August 1, 2016Date of Patent: May 8, 2018Assignee: SK hynix Inc.Inventors: Hyeng Ouk Lee, Yong Deok Cho
-
Patent number: 9824745Abstract: A refresh time detection circuit and a semiconductor device including the same may be provided. The refresh time detection circuit may include a code generator configured to generate a code signal for detecting a refresh time. The refresh time detection circuit may include a latch circuit configured to generate a latch signal by latching the code signal according to a fail signal, and generate a pre-code signal and a post-code signal by latching each latch signal according to a pre-enable signal and a post-enable signal. The refresh time detection circuit may include a subtractor configured to output a refresh detection signal by performing subtraction between the pre-code signal and the post-code signal. The refresh time detection circuit may include a comparator configured to generate a detection signal by comparing the refresh detection signal with an offset signal based on the post-enable signal.Type: GrantFiled: March 10, 2017Date of Patent: November 21, 2017Assignee: SK hynix Inc.Inventor: Hyeng Ouk Lee
-
Publication number: 20170248979Abstract: A semiconductor apparatus includes a detection voltage generation circuit configured to generate a first detection voltage and a second detection voltage of which voltage levels are varied according to characteristics of a PMOS transistor and an NMOS transistor in response to a detection enable signal, a code generation circuit configured to generate a detection code in response to the voltage levels of the first and second detection voltages, a reference voltage generation circuit configured to generate a reference voltage in response to the detection code, an internal voltage generation circuit configured to generate an internal voltage in response to the reference voltage, and an internal circuit configured to operate by receiving the internal voltage.Type: ApplicationFiled: August 1, 2016Publication date: August 31, 2017Inventors: Hyeng Ouk LEE, Yong Deok CHO
-
Patent number: 9691469Abstract: A semiconductor memory device includes an oscillating signal generation section suitable for generating an oscillation signal oscillating with a period, which is defined by a predetermined temperature-period function, a period control section suitable for controlling the period of the oscillation signal according to a combination of two or more predetermined temperature-period functions, which are different from one another, in response to a refresh characteristic information, and a memory cell array suitable for performing a refresh operation in response to the oscillation signal.Type: GrantFiled: November 24, 2014Date of Patent: June 27, 2017Assignee: SK Hynix Inc.Inventors: Hyeng-Ouk Lee, Seung-Chan Kim
-
Patent number: 9514801Abstract: A semiconductor device includes a temperature code latch circuit and a period selection circuit. The temperature code latch circuit latches a count code having a logic level combination corresponding to an internal temperature to output the latched count code as a temperature code. The period selection circuit selects a period of a refresh signal in response to the temperature code. A period variation rate of the refresh signal according to variation of the internal temperature is controlled by a first gradient selection signal in a first temperature section and is controlled by a second gradient selection signal in a second temperature section.Type: GrantFiled: February 11, 2016Date of Patent: December 6, 2016Assignee: SK Hynix Inc.Inventor: Hyeng Ouk Lee
-
Publication number: 20160301412Abstract: A power control is disclosed, which relates to a technology for stably performing a power ramp-up operation during a power-up operation of an integrated circuit (IC) having heterogeneous power. The power control device includes: an amplifier configured to perform level shifting of a second power-supply voltage level to a first power-supply voltage level according to an input signal during an initial power-up operation section, and output the level-shifted output signal; an initialization unit configured to set an output signal level of the amplifier to the first power-supply voltage level according to a control signal during the initial power-up operation section, and output the first power-supply voltage level; and a latch unit configured to latch an output signal of the initialization unit according to the second power-supply voltage level during the initial power-up operation section.Type: ApplicationFiled: August 5, 2015Publication date: October 13, 2016Inventors: Hyeng Ouk LEE, Seung Chan KIM
-
Patent number: 9461648Abstract: A power control is disclosed, which relates to a technology for stably performing a power ramp-up operation during a power-up operation of an integrated circuit (IC) having heterogeneous power. The power control device includes: an amplifier configured to perform level shifting of a second power-supply voltage level to a first power-supply voltage level according to an input signal during an initial power-up operation section, and output the level-shifted output signal; an initialization unit configured to set an output signal level of the amplifier to the first power-supply voltage level according to a control signal during the initial power-up operation section, and output the first power-supply voltage level; and a latch unit configured to latch an output signal of the initialization unit according to the second power-supply voltage level during the initial power-up operation section.Type: GrantFiled: August 5, 2015Date of Patent: October 4, 2016Assignee: SK hynix Inc.Inventors: Hyeng Ouk Lee, Seung Chan Kim
-
Patent number: 9460774Abstract: A self-refresh device is disclosed, which relates to a technology for generating a self-refresh period by reflecting refresh characteristics of an actual cell in a semiconductor device. The self-refresh device includes: a period generation unit configured to output a period control signal by comparing an output voltage of a dummy cell with a reference signal; a phase detection unit configured to detect a phase of the period control signal in response to an oscillation signal having a fixed period; and a refresh signal output unit configured to output a self-refresh period signal in response to the oscillation signal and an output signal of the phase detection unit.Type: GrantFiled: September 1, 2015Date of Patent: October 4, 2016Assignee: SK hynix Inc.Inventor: Hyeng Ouk Lee
-
Publication number: 20160259359Abstract: A semiconductor system may include a controller configured to output data and first and second test mode signals. The controller may be configured to count the output of the first and second test mode signals. The semiconductor system may include a voltage level control circuit configured to include a resistor group, and to compare the data with the reference voltage and generate internal data. The resistors of the resistor group having integer multiples of resistances are connected in series to generate the reference voltage, the reference voltage voltage-divided from a power supply voltage by a resistance value of the resistor group controlled according to a combination of the first and second test mode signals.Type: ApplicationFiled: June 2, 2015Publication date: September 8, 2016Inventors: Seung Chan KIM, Hyeng Ouk LEE
-
Patent number: 9378802Abstract: An oscillator includes a comparison means suitable for generating a comparison signal by comparing an internal voltage of an internal node with a reference voltage; an inverting unit suitable for inverting the comparison signal and transmitting the inverted comparison signal to an output node; a pull-up driving unit suitable for pull-up driving the internal node in response to the voltage of the output node; a discharge unit suitable for discharging the internal node; and a gate coupled between the internal node and the discharge unit, and turned on/off in response to the voltage of the output node, wherein at least part of a capacitive load included in the oscillator is electrically coupled to the internal node.Type: GrantFiled: November 14, 2014Date of Patent: June 28, 2016Assignee: SK Hynix Inc.Inventors: Hyeng-Ouk Lee, Seung-Chan Kim
-
Patent number: 9239752Abstract: A semiconductor system including a semiconductor circuit configured to compare a first error detection code generated by performing an operation on read data to a second error detection code and determine a data transmission error, and a controller configured to provide the second error detection code, generated by performing an operation on expect data based on the read data, to the semiconductor circuit.Type: GrantFiled: September 6, 2013Date of Patent: January 19, 2016Assignee: SK Hynix Inc.Inventor: Hyeng Ouk Lee
-
Patent number: 9236101Abstract: The semiconductor device includes a first data aligner, an input strobe signal generator and a second data aligner. The first data aligner aligns input data in synchronization with an internal strobe signal to generate alignment data. The input strobe signal generator generates first and second delay signals from the internal strobe signal. The input strobe signal generator also latches an input clock signal generated from an external clock signal after a write latency period from a period when a write operation commences, in response to the first and second delay signals to generate an input strobe signal. The second data aligner re-aligns the alignment data in synchronization with the input strobe signal to generate internal data.Type: GrantFiled: June 11, 2014Date of Patent: January 12, 2016Assignee: SK Hynix Inc.Inventors: Hyeng Ouk Lee, Keun Soo Song
-
Publication number: 20150371699Abstract: An oscillator includes a comparison means suitable for generating a comparison signal by comparing an internal voltage of an internal node with a reference voltage; an inverting unit suitable for inverting the comparison signal and transmitting the inverted comparison signal to an output node; a pull-up driving unit suitable for pull-up driving the internal node in response to the voltage of the output node; a discharge unit suitable for discharging the internal node; and a gate coupled between the internal node and the discharge unit, and turned on/off in response to the voltage of the output node, wherein at least part of a capacitive load included in the oscillator is electrically coupled to the internal node.Type: ApplicationFiled: November 14, 2014Publication date: December 24, 2015Inventors: Hyeng-Ouk LEE, Seung-Chan KIM
-
Publication number: 20150371700Abstract: A semiconductor memory device includes an oscillating signal generation section suitable for generating an oscillation signal oscillating with a period, which is defined by a predetermined temperature-period function, a period control section suitable for controlling the period of the oscillation signal according to a combination of two or more predetermined temperature-period functions, which are different from one another, in response to a refresh characteristic information, and a memory cell array suitable for performing a refresh operation in response to the oscillation signal.Type: ApplicationFiled: November 24, 2014Publication date: December 24, 2015Inventors: Hyeng-Ouk LEE, Seung-Chan KIM