Patents by Inventor Jan Frans Lucien Craninckx
Jan Frans Lucien Craninckx has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7298790Abstract: A Phase-Locked Loop with multiphase clocks is provided. The Phase-Locked Loop includes a main loop, a calibration loop, and Control Logic. The main loop includes, coupled in series, a Phase Frequency Detector, a Main Charge Pump, a Main Loop Filter, a Multi-Phase Voltage Controlled Oscillator and a Phase-switching Fractional Divider. The calibration loop is coupled to the Phase Frequency Detector, and comprises a Calibration Charge Pump, a Demultiplexer and Y Calibration Loop Filters, with Y being an integer. The Control Logic controls the Phase-Switching Fractional Divider and the Demultiplexer. A Reference Frequency Signal is coupled to the Phase Frequency Detector and a Calibration Signal is coupled to the calibration loop. The main loop further comprises a Phase-adjusting Block coupled to a Multiplexer. The Phase-adjusting Block is arranged so as to receive at least one correction signal from the calibration loop.Type: GrantFiled: November 20, 2003Date of Patent: November 20, 2007Assignee: STMicroelectronics Belgium N.V.Inventor: Jan Frans Lucien Craninckx
-
Patent number: 7298809Abstract: A Phase-Locked Loop with multiphase clocks is provided. The Phase-Locked Loop includes a main loop, a calibration loop, and a Demultiplexer. The main loop includes, coupled in series, a Phase Frequency Detector, a Main Charge Pump, a Main Loop Filter, a Multi-Phase Voltage Controlled Oscillator and a Phase-switching Fractional Divider. The calibration loop includes Y Calibration Loop Filters, with Y being an integer, coupled to the Multi-Phase Voltage Controlled Oscillator, and Control Logic for controlling the Phase-Switching Fractional Divider. The Demultiplexer is coupled between an output of the Main Charge Pump and inputs of the Main Loop Filter and the Y Calibration Loop Filters. A Reference Frequency Signal is coupled to the Phase Frequency Detector, a control signal from the Control Logic is coupled to the Demultiplexer, and a Calibration Signal is coupled to a control input of the Control Logic.Type: GrantFiled: November 20, 2003Date of Patent: November 20, 2007Assignee: STMicroelectronics Belgium N.V.Inventor: Jan Frans Lucien Craninckx
-
Patent number: 6943600Abstract: A Phase-Locked Loop is provided that includes a main loop, a calibration loop, and Control Logic. The main loop comprises, coupled in series, a Phase Frequency Detector, a Main Charge Pump, a Main Loop Filter, a Voltage Controlled Oscillator and a Frequency Divider. The calibration loop is coupled to the Phase Frequency Detector and comprises a Calibration Charge Pump and a Calibration Loop Filter. The Control Logic controls the Frequency Divider and receives a control input signal. A Reference Frequency Signal is coupled to the Phase Frequency Detector and the Control Logic, and a calibration signal is coupled to the calibration loop. Additionally, the main loop further comprises a delay generator controlled by the Control Logic and arranged to receive correction signals from the calibration loop and to send an output signal to the Phase Frequency Detector.Type: GrantFiled: December 16, 2003Date of Patent: September 13, 2005Assignee: STMicroelectronics Belgium NVInventor: Jan Frans Lucien Craninckx
-
Publication number: 20040196108Abstract: A Phase-Locked Loop is provided that includes a main loop, a calibration loop, and Control Logic. The main loop comprises, coupled in series, a Phase Frequency Detector, a Main Charge Pump, a Main Loop Filter, a Voltage Controlled Oscillator and a Frequency Divider. The calibration loop is coupled to the Phase Frequency Detector and comprises a Calibration Charge Pump and a Calibration Loop Filter. The Control Logic controls the Frequency Divider and receives a control input signal. A Reference Frequency Signal is coupled to the Phase Frequency Detector and the Control Logic, and a calibration signal is coupled to the calibration loop. Additionally, the main loop further comprises a delay generator controlled by the Control Logic and arranged to receive correction signals from the calibration loop and to send an output signal to the Phase Frequency Detector.Type: ApplicationFiled: December 16, 2003Publication date: October 7, 2004Applicant: STMicroelectronics Belgium N.V.Inventor: Jan Frans Lucien Craninckx
-
Publication number: 20040180638Abstract: A Phase-Locked Loop with multiphase clocks is provided. The Phase-Locked Loop includes a main loop, a calibration loop, and Control Logic. The main loop includes, coupled in series, a Phase Frequency Detector, a Main Charge Pump, a Main Loop Filter, a Multi-Phase Voltage Controlled Oscillator and a Phase-switching Fractional Divider. The calibration loop is coupled to the Phase Frequency Detector, and comprises a Calibration Charge Pump, a Multiplexer and Y Calibration Loop Filters, with Y being an integer. The Control Logic controls the Phase-Switching Fractional Divider and the Multiplexer. A Reference Frequency Signal is coupled to the Phase Frequency Detector and a Calibration Signal is coupled to the calibration loop. The main loop further comprises a Phase-adjusting Block coupled to a Demultiplexer. The Phase-adjusting Block is arranged so as to receive at least one correction signal from the calibration loop.Type: ApplicationFiled: November 20, 2003Publication date: September 16, 2004Applicant: STMicroelectronics Belgium N.V.Inventor: Jan Frans Lucien Craninckx
-
Publication number: 20040157577Abstract: A Phase-Locked Loop with multiphase clocks is provided. The Phase-Locked Loop includes a main loop, a calibration loop, and a Multiplexer. The main loop includes, coupled in series, a Phase Frequency Detector, a Main Charge Pump, a Main Loop Filter, a Multi-Phase Voltage Controlled Oscillator and a Phase-switching Fractional Divider. The calibration loop includes Y Calibration Loop Filters, with Y being an integer, coupled to the Multi-Phase Voltage Controlled Oscillator, and Control Logic for controlling the Phase-Switching Fractional Divider. The Multiplexer is coupled between an output of the Main Charge Pump and inputs of the Main Loop Filter and the Y Calibration Loop Filters. A Reference Frequency Signal is coupled to the Phase Frequency Detector, a control signal from the Control Logic is coupled to the Multiplexer, and a Calibration Signal is coupled to a control input of the Control Logic.Type: ApplicationFiled: November 20, 2003Publication date: August 12, 2004Applicant: STMicroelectronics Belgium N.V.Inventor: Jan Frans Lucien Craninckx
-
Patent number: 6703896Abstract: In a method for demodulating an analog FSK signal (FSKin), a current sample (Id(k);Idi) of the downconverted and digital inphase component is multiplied with a previous sample (Qd(k−1);Qdi−1) of the downconverted an digital orthogonal phase component. The product thereof is subtracted from the product obtained by multiplying a current sample of said orthogonal phase component (Qd(k); Qdi) with a previous sample (Id(k−1); Idi−1) of said inphase component. Said current and said previous samples of said inphase and said orthogonal phase components are spaced apart by the digital baseband signal period. In a variant method said current sample and said previous sample of said inphase and orthogonal phase component are spaced apart by an integer fraction (n) of said digital baseband signal period,whereby the steps of said method are repeated, thereby further adding consecutive values of the result Ri).Type: GrantFiled: December 27, 2001Date of Patent: March 9, 2004Assignee: AlcatelInventors: Frank Nico Lieven Op 'T Eynde, Jan Frans Lucien Craninckx
-
Patent number: 6556093Abstract: A voltage controlled oscillator with automatic center frequency calibration. The frequency range of the oscillator is increased by switchable capacitor circuits which add or remove extra capacitors in parallel with the variable capacitor of the resonant circuit. Different voltage versus frequency characteristics are obtained. The switchable capacitor circuits are controlled by a detection circuit that sends a reset pulse to a feedback circuit of the VCO when a control voltage from the feedback circuit reaches predetermined low or high voltage limits of the characteristics. Upon reception of the reset pulse, the feedback circuit changes the control voltage from the reached limit into an intermediate voltage between the low and high voltage limits. The control voltage is reset in the middle of a voltage versus frequency characteristic onto which the output frequency is also centered. The VCO includes a selection circuit adapted to immediately change the value of the control voltage.Type: GrantFiled: September 13, 2001Date of Patent: April 29, 2003Assignee: AlcatelInventors: Jan Frans Lucien Craninckx, Mark Maria Albert Ingels, Frank Nico Lieven Op't Eynde, Joannes Mathilda Josephus Sevenhans
-
Publication number: 20020121927Abstract: In a method for demodulating an analog FSK signal (FSKin), a current sample (Id(k);Idi) of the downconverted and digital inphase component is multiplied with a previous sample (Qd(k−1);Qdi−1) of the downconverted an digital orthogonal phase component. The product thereof is subtracted from the product obtained by multiplying a current sample of said orthogonal phase component (Qd(k); Qdi) with a previous sample (Id(k−1); Idi−1) of said inphase component. Said current and said previous samples of said inphase and said orthogonal phase components are spaced apart by the digital baseband signal period. In a variant method said current sample and said previous sample of said inphase and orthogonal phase component are spaced apart by an integer fraction (n) of said digital baseband signal period,whereby the steps of said method are repeated, thereby further adding consecutive values of the result Ri).Type: ApplicationFiled: December 27, 2001Publication date: September 5, 2002Applicant: ALCATELInventors: Frank Nico Lieven Op 'T Eynde, Jan Frans Lucien Craninckx
-
Publication number: 20020033741Abstract: A voltage controlled oscillator with automatic center frequency calibration. The frequency range (FOUT) of the oscillator is increased because of the presence of switchable capacitor circuits (SW1, XC1; SW2, XC2) which add or remove extra capacitors (XC1; XC2) in parallel with the variable capacitor (CV) of the resonant circuit (CV, L). Different voltage versus frequency characteristics (CHL, CHM, CHH) are so obtained. The control of the switchable capacitor circuits is performed by a detection circuit (DET). The detection circuit is further adapted to send a reset pulse (RES) to a feedback circuit (FB) of the VCO when a control voltage (VCTRL), provided by the feedback circuit, reaches predetermined low (VTL) or high (VTH) voltage limits of the characteristics. Upon reception of the reset pulse, the feedback circuit changes the control voltage from the reached limit into an intermediate voltage (VTM) in the middle of the range between the low and the high voltage limits.Type: ApplicationFiled: September 13, 2001Publication date: March 21, 2002Applicant: ALCATELInventors: Jan Frans Lucien Craninckx, Mark Maria Albert Ingels, Frank Nico Lieven Op't Eynde, Joannes Mathilda Josephus Sevenhans