Patents by Inventor Jang Gn Yun
Jang Gn Yun has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20200091084Abstract: A three-dimensional (3D) semiconductor device includes a substrate having a cell array region and a peripheral circuit region. A cell array structure is in the cell array region and includes a 3D memory cell array. A peripheral logic structure is in the peripheral circuit region and includes a peripheral circuit transistor. A cell insulating layer insulates the cell array structure. A peripheral insulating layer is insulated from the peripheral logic structure and the cell array region and has a porous layer.Type: ApplicationFiled: November 20, 2019Publication date: March 19, 2020Inventors: Young-woo KIM, Joon-sung LIM, Jang-gn YUN, Sung-min HWANG
-
Publication number: 20200091176Abstract: An integrated circuit device includes word line structures, insulating structures, a channel hole, and charge trap patterns. The word line structures and the insulating structures are interleaved with each other and extend in a horizontal direction parallel to a main surface of a substrate, and overlap one another in a vertical direction. The channel hole passes through the word line structures and the insulating structures in the vertical direction. The charge trap patterns are located in the channel hole, and are spaced apart from one another in the vertical direction with a local insulating region therebetween.Type: ApplicationFiled: February 28, 2019Publication date: March 19, 2020Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jang-gn YUN, Jae-duk LEE
-
Patent number: 10566342Abstract: Semiconductor memory devices are provided. A semiconductor memory device includes a memory cell region and an insulator on a portion of the memory cell region. The semiconductor memory device includes a stress relief material that is in the insulator and is between the memory cell region and another region of the semiconductor memory device.Type: GrantFiled: November 7, 2017Date of Patent: February 18, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Min Hwang, Jang-Gn Yun, Joon-Sung Lim
-
Patent number: 10559583Abstract: A memory device includes gate electrode layers stacked on an upper surface of a substrate and each including a plurality of unit electrodes extending in a first direction, and a plurality of connecting electrodes connecting the unit electrodes to each other. The memory device also includes channel structures extending through the gate electrode layers in a direction perpendicular to the upper surface of the substrate, first common source lines extending in the first direction and interposed between the unit electrodes, and second common source lines extending in the first direction between the first common source lines and each having a first line and a second line separated from each other in the first direction by the connecting electrodes.Type: GrantFiled: January 25, 2017Date of Patent: February 11, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Su Jin Park, Sun Young Kim, Jang Gn Yun
-
Publication number: 20190386019Abstract: A vertical memory device includes a substrate having a trench structure, gate electrodes on the substrate, the gate electrodes being spaced apart from each other in a first direction substantially vertical to an upper surface of the substrate, a channel including a vertical portion extending through the gate electrodes in the first direction, and a horizontal portion extending in the trench structure in a second direction substantially parallel to the upper surface of the substrate, the horizontal portion being connected the vertical portion, and an epitaxial layer on a first portion of the substrate and connected to the horizontal portion of the channel, the first portion of the substrate being adjacent to ends of the gate electrode in the second direction.Type: ApplicationFiled: January 29, 2019Publication date: December 19, 2019Inventors: Jang-Gn YUN, Jae-Duk LEE
-
Patent number: 10504844Abstract: A three-dimensional (3D) semiconductor device includes a substrate having a cell array region and a peripheral circuit region. A cell array structure is in the cell array region and includes a 3D memory cell array. A peripheral logic structure is in the peripheral circuit region and includes a peripheral circuit transistor. A cell insulating layer insulates the cell array structure. A peripheral insulating layer is insulated from the peripheral logic structure and the cell array region and has a porous layer.Type: GrantFiled: November 27, 2017Date of Patent: December 10, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Young-woo Kim, Joon-sung Lim, Jang-gn Yun, Sung-min Hwang
-
Publication number: 20190371809Abstract: A three-dimensional semiconductor device includes a stacked structure on a lower structure, the stacked structure including a lower group including gate electrodes vertically stacked and spaced apart from each other, and an upper group including gate electrodes vertically stacked and spaced apart, the lower group and the upper group being vertically stacked, and a vertical structure passing through the stacked structure. The vertical structure may include a vertical core pattern, a vertical buffer portion therein, and a surrounding vertical semiconductor layer, the vertical structure may include a lower vertical portion passing through the lower group and an upper vertical portion passing through the upper group, an upper region of the lower vertical portion may have a width greater than that of a lower region of the upper vertical portion. The vertical buffer portion may be in the lower vertical portion and below the upper vertical portion.Type: ApplicationFiled: February 14, 2019Publication date: December 5, 2019Inventors: Jang Gn YUN, Jae Duk LEE
-
Patent number: 10446580Abstract: A memory device includes a pair of common source lines disposed on a substrate spaced apart from each other and extended in a first direction; a plurality of ground select lines disposed between the pair of common source lines, extended in the first direction, and disposed on the same level; a plurality of word lines disposed on the plurality of ground select lines between the pair of common source lines, extended in the first direction, and disposed on the same level, at least a portion of the plurality of word lines being connected by a connection electrode; and a plurality of first separation insulating patterns disposed between individual ground select lines of a portion of the plurality of ground select lines and extended in the first direction. The at least portion of the plurality of word lines is connected by a connection electrode.Type: GrantFiled: March 11, 2019Date of Patent: October 15, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Jang Gn Yun, Sun Young Kim, Hoo Sung Cho
-
Publication number: 20190312054Abstract: A three-dimensional semiconductor device and method of fabrication is provided. The three-dimensional semiconductor device includes a stacked structure on a lower structure. The stacked structure includes interlayer insulating layers and gate electrodes. The device also includes a channel structure on the lower structure, with the channel structure including a horizontal portion between the stacked structure and the lower structure. The channel structure also includes a plurality of vertical portions extended in a vertical direction. The device also includes support patterns on the lower structure. In addition, the device includes a gate dielectric structure having a lower portion and upper portions. The method of fabrication includes forming the stacked structure with holes. The method also includes removing a sacrificial layer from a horizontal area above the lower structure and forming a channel structure within the holes and within a horizontal space made by removal of the sacrificial layer.Type: ApplicationFiled: January 3, 2019Publication date: October 10, 2019Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jang Gn YUN, Joon Sung Lim, Eun Suk Cho
-
Patent number: 10431593Abstract: Disclosed is a three-dimensional semiconductor memory device that includes first to third channel groups arranged in a first direction on a substrate. The first to third channel groups are spaced apart from each other along a second direction on the substrate. Each of the first to third channel groups includes a plurality of vertical channels that extend in a third direction perpendicular to a top surface of the substrate. The first and second channel groups are adjacent to each other in the second direction and spaced apart at a first distance in the second direction. The second and third channel groups are adjacent to each other in the second direction and are spaced apart at a second distance that is less than the first distance.Type: GrantFiled: January 2, 2018Date of Patent: October 1, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Jang-Gn Yun, Sung-Min Hwang, Joon-Sung Lim, Kyoil Koo, Hoosung Cho, Sunyoung Kim, Cheol Ryou, Jaesun Yun
-
Publication number: 20190206891Abstract: A memory device includes a pair of common source lines disposed on a substrate spaced apart from each other and extended in a first direction; a plurality of ground select lines disposed between the pair of common source lines, extended in the first direction, and disposed on the same level; a plurality of word lines disposed on the plurality of ground select lines between the pair of common source lines, extended in the first direction, and disposed on the same level, at least a portion of the plurality of word lines being connected by a connection electrode; and a plurality of first separation insulating patterns disposed between individual ground select lines of a portion of the plurality of ground select lines and extended in the first direction. The at least portion of the plurality of word lines is connected by a connection electrode.Type: ApplicationFiled: March 11, 2019Publication date: July 4, 2019Inventors: JANG GN YUN, SUN YOUNG KIM, HOO SUNG CHO
-
Publication number: 20190198511Abstract: A vertical memory device includes a channel, a dummy channel, a plurality of gate electrodes, and a support pattern. The channel extends in a first direction perpendicular to an upper surface of a substrate. The dummy channel extends from the upper surface of the substrate in the first direction. The plurality of gate electrodes are formed at a plurality of levels, respectively, spaced apart from each other in the first direction on the substrate. Each of the gate electrodes surrounds outer sidewalls of the channel and the dummy channel. The support pattern is between the upper surface of the substrate and a first gate electrode among the gate electrodes. The first gate electrode is at a lowermost one of the levels. The channel and the dummy channel contact each other between the upper surface of the substrate and the first gate electrode.Type: ApplicationFiled: February 22, 2019Publication date: June 27, 2019Applicant: Samsung Electronics Co., Ltd.Inventors: Jang-Gn YUN, Zhiliang XIA, Ahn-Sik MOON, Se-Jun PARK, Joon-Sung LIM, Sung-Min HWANG
-
Patent number: 10332900Abstract: A vertical memory device includes a gate structure on a peripheral circuit region of a substrate, the substrate including a cell region and the peripheral circuit region, and the gate structure including a first gate electrode, second, third, and fourth gate electrodes sequentially disposed at a plurality of levels, respectively, on the cell region of the substrate in a vertical direction substantially perpendicular to an upper surface of the substrate, a first epitaxial layer extending through the second gate electrode on the cell region of the substrate, a channel extending through the third and fourth gate electrodes in the vertical direction on the first epitaxial layer, and a second epitaxial layer on a portion of the peripheral circuit region of the substrate adjacent the gate structure.Type: GrantFiled: November 2, 2017Date of Patent: June 25, 2019Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Su-Ok Yun, Jang-Gn Yun, Joon-Sung Lim, Sung-Min Hwang
-
Patent number: 10249636Abstract: A vertical memory device includes a channel, a dummy channel, a plurality of gate electrodes, and a support pattern. The channel extends in a first direction perpendicular to an upper surface of a substrate. The dummy channel extends from the upper surface of the substrate in the first direction. The plurality of gate electrodes are formed at a plurality of levels, respectively, spaced apart from each other in the first direction on the substrate. Each of the gate electrodes surrounds outer sidewalls of the channel and the dummy channel. The support pattern is between the upper surface of the substrate and a first gate electrode among the gate electrodes. The first gate electrode is at a lowermost one of the levels. The channel and the dummy channel contact each other between the upper surface of the substrate and the first gate electrode.Type: GrantFiled: August 31, 2017Date of Patent: April 2, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Jang-Gn Yun, Zhiliang Xia, Ahn-Sik Moon, Se-Jun Park, Joon-Sung Lim, Sung-Min Hwang
-
Patent number: 10242999Abstract: A memory device includes a pair of common source lines disposed on a substrate spaced apart from each other and extended in a first direction; a plurality of ground select lines disposed between the pair of common source lines, extended in the first direction, and disposed on the same level; a plurality of word lines disposed on the plurality of ground select lines between the pair of common source lines, extended in the first direction, and disposed on the same level, at least a portion of the plurality of word lines being connected by a connection electrode; and a plurality of first separation insulating patterns disposed between individual ground select lines of a portion of the plurality of ground select lines and extended in the first direction. The at least portion of the plurality of word lines is connected by a connection electrode.Type: GrantFiled: March 20, 2017Date of Patent: March 26, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Jang Gn Yun, Sun Young Kim, Hoo Sung Cho
-
Publication number: 20190051665Abstract: A semiconductor device may include a cell gate conductive pattern in a cell array area that extends to a step area, a cell vertical structure in the cell array area that extends through the cell gate conductive pattern, a cell gate contact structure on the cell gate conductive pattern in the step area, a cell gate contact region in the cell gate conductive pattern and aligned with the cell gate contact structure, a first peripheral contact structure spaced apart from the cell gate conductive pattern, a second peripheral contact structure spaced apart from the first peripheral contact structure, a first peripheral contact region under the first peripheral contact structure, and a second peripheral contact region under the second peripheral contact structure. The cell gate contact region may include a first element and a remainder of the cell gate conductive pattern may not substantially include the first element.Type: ApplicationFiled: October 19, 2018Publication date: February 14, 2019Inventors: Jang-Gn YUN, Sunghoi HUR, Jaesun YUN, Joon-Sung LIM
-
Patent number: 10204901Abstract: A semiconductor device is provided including a resistor structure on a semiconductor substrate. The resistor structure includes pad portions and a resistor body connecting the pad portions. The pad portions each have a width greater than a width of the resistor body. The pad portions each include a pad pattern and a liner pattern covering a sidewall and a lower surface of the pad pattern. The resistor body extends laterally from the liner pattern. The pad pattern includes a different material from the resistor body and the liner pattern.Type: GrantFiled: October 3, 2017Date of Patent: February 12, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Hyo Seok Woo, Jang Gn Yun, Joon Sung Lim, Sung Min Hwang
-
Publication number: 20190035725Abstract: A semiconductor device includes a cell semiconductor pattern disposed on a semiconductor substrate. A semiconductor dummy pattern is disposed on the semiconductor substrate. The semiconductor dummy pattern is co-planar with the cell semiconductor pattern. A first circuit is disposed between the semiconductor substrate and the cell semiconductor pattern. A first interconnection structure is disposed between the semiconductor substrate and the cell semiconductor pattern. A first dummy structure is disposed between the semiconductor substrate and the cell semiconductor pattern. Part of the first dummy structure is co-planar with part of the first interconnection structure. A second dummy structure not overlapping the cell semiconductor pattern is disposed on the semiconductor substrate. Part of the second dummy structure is co-planar with part of the first interconnection structure.Type: ApplicationFiled: October 4, 2018Publication date: January 31, 2019Inventors: Jang-Gn Yun, Jaesun Yun, Joon-Sung Lim
-
Publication number: 20180374867Abstract: Disclosed is a three-dimensional semiconductor memory device that includes first to third channel groups arranged in a first direction on a substrate. The first to third channel groups are spaced apart from each other along a second direction on the substrate. Each of the first to third channel groups includes a plurality of vertical channels that extend in a third direction perpendicular to a top surface of the substrate. The first and second channel groups are adjacent to each other in the second direction and spaced apart at a first distance in the second direction. The second and third channel groups are adjacent to each other in the second direction and are spaced apart at a second distance that is less than the first distance.Type: ApplicationFiled: January 2, 2018Publication date: December 27, 2018Applicant: Samsung Electronics Co., Ltd.Inventors: Jang-Gn YUN, Sung-Min HWANG, Joon-Sung LIM, Kyoil KOO, Hoosung CHO, Sunyoung KIM, Cheol RYOU, Jaesun YUN
-
Publication number: 20180337193Abstract: Provided are a semiconductor device, a method of manufacturing the semiconductor device, and an electronic system adopting the same. The semiconductor device includes a semiconductor pattern, which is disposed on a semiconductor substrate and has an opening. The semiconductor pattern includes a first impurity region having a first conductivity type and a second impurity region having a second conductivity type different from the first conductivity type. A peripheral transistor is disposed between the semiconductor substrate and the semiconductor pattern. A first peripheral interconnection structure is disposed between the semiconductor substrate and the semiconductor pattern. The first peripheral interconnection structure is electrically connected to the peripheral transistor. Cell gate conductive patterns are disposed on the semiconductor pattern. Cell vertical structures are disposed to pass through the cell gate conductive patterns and to be connected to the semiconductor pattern.Type: ApplicationFiled: July 27, 2018Publication date: November 22, 2018Inventors: Joon-Sung Lim, Jang-Gn Yun, Jaesun Yun