Patents by Inventor Jihoon Chang
Jihoon Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11948882Abstract: The method includes forming a first dielectric layer on a substrate, forming a via in the first dielectric layer, sequentially forming a first metal pattern, a first metal oxide pattern, a second metal pattern, and an antireflective pattern on the first dielectric layer, and performing an annealing process to react the first metal oxide pattern and the second metal pattern with each other to form a second metal oxide pattern. The forming the second metal oxide pattern includes forming the second metal oxide pattern by a reaction between a metal element of the second metal pattern and an oxygen element of the first metal oxide pattern.Type: GrantFiled: October 12, 2022Date of Patent: April 2, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Jihoon Chang, Jimin Choi, Yeonjin Lee, Hyeon-Woo Jang, Jung-Hoon Han
-
Publication number: 20240098964Abstract: A semiconductor device includes a S/A circuit, bit lines, a gate electrode, a gate insulation pattern, a channel, an upper contact plug and a capacitor on a substrate. The bit lines includes first, second, third and fourth bit lines sequentially arranged in the second direction. A first lower contact plug, a first lower wiring and a second lower contact plug are sequentially stacked in a third direction between the S/A circuit and the first bit line, and are electrically connected to the S/A circuit and the first bit line. A third lower contact plug, a second lower wiring and a fourth lower contact plug are sequentially stacked in the third direction between the S/A circuit and the third bit line, and are electrically connected to the S/A circuit and the third bit line. The first and second lower wirings are at different levels from each other.Type: ApplicationFiled: August 15, 2023Publication date: March 21, 2024Applicant: Samsung Electronics Co., Ltd.Inventors: Jihee JUN, Injae BAE, Jihoon CHANG, Dongsik PARK
-
Publication number: 20240090202Abstract: A semiconductor device includes a lower structure, an interlayer insulating layer on the lower structure, a conductive shielding line on the lower structure and penetrating through the interlayer insulating layer, a capping insulating layer on the interlayer insulating layer and the conductive shielding line, and a bit line on the lower structure and penetrating through the capping insulating layer and the interlayer insulating layer. An upper surface of the bit line is at a higher level than an upper surface of the conductive shielding line. A lower surface of the bit line is at a level equal to or lower than a level of a lower surface of the conductive shielding line.Type: ApplicationFiled: September 8, 2023Publication date: March 14, 2024Inventors: Jihoon CHANG, Jaejoon SONG, Heonjun HA, Jongmoo LEE
-
Publication number: 20240074139Abstract: A semiconductor memory device including a substrate, a plurality of conductive lines extending in a first horizontal direction on the substrate and spaced apart from each other in a second horizontal direction perpendicular to the first horizontal direction, a first cell stack on each of the plurality of conductive lines and including a plurality of first vertical transistor structures and a plurality of first connection contacts, a second cell stack on the first cell stack and including a plurality of second vertical transistor structures and a plurality of second connection contacts, and a plurality of capacitor structures arranged on the second cell stack and connected to the plurality of first vertical transistor structures and the plurality of second vertical transistor structures.Type: ApplicationFiled: May 4, 2023Publication date: February 29, 2024Applicant: Samsung Electronics Co., Ltd.Inventors: Jongmoo LEE, Julpin PARK, Jihoon CHANG, Dongsik PARK
-
Publication number: 20230295258Abstract: The present invention provides a bispecific antibody comprising IL-12 or a variant thereof and an antigen binding site that specifically binds to FAP. The bispecific antibody exhibits an anticancer effect by IL-12. In particular, when the anti-FAP antibody is implemented in one antibody, cancer may be efficiently treated by specifically targeting FAP expressed highly in a tumor, and specifically localizing IL-2 to the tumor site. Therefore, the bispecific antibody may be utilized as a pharmaceutical composition for anticancer treatment, and thus has high industrial application potential.Type: ApplicationFiled: August 10, 2021Publication date: September 21, 2023Inventors: Donggeon KIM, Soomin RYU, Dahea LEE, Dongsu KIM, Jihoon CHANG, Byoung Chul LEE
-
Publication number: 20230295327Abstract: The present invention provides a bispecific antibody comprising IL-12 or a variant thereof and an antigen binding site that specifically binds to CD20. The bispecific antibody exhibits an anticancer effect by IL-12. In particular, when the anti-CD20 antibody is implemented in one antibody, IL-12 is specifically localized to a tumor site by targeting CD20, which is specifically expressed in a tumor at a high level, thereby efficiently treating cancer. Therefore, the bispecific antibody can be utilized as a pharmaceutical composition for anticancer treatment, and thus has a high potential for industrial application.Type: ApplicationFiled: August 10, 2021Publication date: September 21, 2023Inventors: Dahea LEE, Soomin RYU, Donggeon KIM, Jihoon CHANG, Byoung Chul LEE
-
Publication number: 20230242633Abstract: Provided is a fusion protein dimer containing an extracellular domain of CRIg or a fragment thereof, and a protein that specifically binds to VEGF. The protein may not only inhibit complement-related pathways, but also effectively modulate angiogenesis. Therefore, the fusion protein dimer may be effectively used for the treatment and prevention of complement-related diseases, specifically, eye diseases such as macular degeneration, and thus a high possibility of being industrially used.Type: ApplicationFiled: July 7, 2021Publication date: August 3, 2023Inventors: Eu Ddeum CHUNG, Soomin RYU, Donggeon KIM, Jihoon CHANG, Byoung Chul LEE
-
Publication number: 20230189510Abstract: A semiconductor device includes a substrate having an active cell region and an interfacial region adjacent to each other in a first direction, bit lines on the active cell region of the substrate that are spaced apart from each other in a second direction that intersects the first direction, and bit-line pads on the interfacial region of the substrate that are spaced apart from each other in the second direction. Each of the bit lines includes a first bit line and a second bit line that extend in the first direction and are spaced apart from each other in the second direction, a connection part that connects a first end of the first bit line to a second end of the second bit line, and a coupling part that connects one of the bit-line pads to one of the first bit line, the second bit line, and the connection part.Type: ApplicationFiled: June 30, 2022Publication date: June 15, 2023Inventors: Jihoon CHANG, Dong-Wan KIM, Dong-Sik PARK
-
Patent number: 11670559Abstract: A semiconductor device including a substrate including a chip region and an edge region; integrated circuit elements on the chip region; an interlayer insulating layer covering the integrated circuit elements; an interconnection structure on the interlayer insulating layer and having a side surface on the edge region; a first and second conductive pattern on the interconnection structure, the first and second conductive patterns being electrically connected to the interconnection structure; a first passivation layer covering the first and second conductive patterns and the side surface of the interconnection structure; and a second passivation layer on the first passivation layer, wherein the second passivation layer includes an insulating material different from the first passivation layer, and, between the first and second conductive patterns, the second passivation layer has a bottom surface that is located at a vertical level lower than a top surface of the first conductive pattern.Type: GrantFiled: March 19, 2021Date of Patent: June 6, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Minjung Choi, Jung-Hoon Han, Jiho Kim, Young-Yong Byun, Yeonjin Lee, Jihoon Chang
-
Publication number: 20230146012Abstract: Disclosed are semiconductor memory devices and their fabrication methods. The semiconductor memory device comprises a semiconductor substrate that includes a cell array region and a peripheral region, a plurality of bottom electrodes on the semiconductor substrate on the cell array region, a dielectric layer that conformally covers sidewalls and top surfaces of the bottom electrodes, and a top electrode on the dielectric layer and between the bottom electrodes. The top electrode includes a first metal layer, a silicon-germanium layer, a second metal layer, and a silicon layer that are sequentially stacked. An amount of boron in the silicon-germanium layer is greater than an amount of boron in the silicon layer.Type: ApplicationFiled: September 28, 2022Publication date: May 11, 2023Inventors: HYEON-WOO JANG, DONG-WAN KIM, Keonhee PARK, DONG-SIK PARK, SOOHO SHIN, JIHOON CHANG
-
Publication number: 20230108547Abstract: A semiconductor device including a substrate including a trench; an isolation structure including an inner wall oxide layer pattern, a liner pattern, and a filling insulation pattern stacked in the trench; and a gate structure on the substrate and the isolation structure, wherein the inner wall oxide layer pattern and the liner pattern are conformally formed on a surface of the trench, a top surface of the inner wall oxide layer pattern is lower than an upper surface of the substrate, and a boundary between an upper surface of the inner wall oxide layer pattern and an upper surface of the liner pattern has no step difference.Type: ApplicationFiled: July 7, 2022Publication date: April 6, 2023Inventors: Jihoon CHANG, Sooho SHIN, Dongwan KIM, Dongsik PARK, Chansic YOON, Hyeonwoo JANG
-
Patent number: 11616018Abstract: A semiconductor device includes a plurality of middle interconnections and a plurality of middle plugs, which are disposed in an interlayer insulating layer and on a substrate. An upper insulating layer is disposed on the interlayer insulating layer. A first upper plug, a first upper interconnection, a second upper plug, and a second upper interconnection are disposed in the upper insulating layer. Each of the plurality of middle interconnections has a first thickness. The first upper interconnection has a second thickness that is greater than the first thickness. The second upper interconnection has a third thickness that is greater than the first thickness. The third thickness is twice to 100 times the first thickness. The second upper interconnection includes a material different from the second upper plug.Type: GrantFiled: August 10, 2021Date of Patent: March 28, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Juik Lee, Joongwon Shin, Jihoon Chang, Junghoon Han, Junwoo Lee
-
Publication number: 20230039205Abstract: Disclosed are semiconductor memory devices and their fabrication methods. The method comprises providing a substrate including a cell array region and a boundary region, forming a device isolation layer that defines active sections on an upper portion of the substrate on the cell array region, forming an intermediate layer on the substrate on the boundary region, forming on the substrate an electrode layer that covers the intermediate layer on the boundary region, forming a capping layer on the electrode layer, forming an additional capping pattern including providing a first step difference to the capping layer on the boundary region, and allowing the additional capping pattern, the capping layer, and the electrode layer to proceed an etching process to form bit lines that run across the active sections. During the etching process, the electrode layer is simultaneously exposed on the cell array region and the boundary region.Type: ApplicationFiled: April 19, 2022Publication date: February 9, 2023Inventors: Hyeon-Woo Jang, Dong-Wan Kim, Keonhee Park, Dong-sik Park, Joonsuk Park, Jihoon Chang
-
Publication number: 20230045674Abstract: A semiconductor device may include a substrate including a cell region and a peripheral region, a gate stack on the peripheral region, an interlayer insulating layer on the gate stack, peripheral circuit interconnection lines on the interlayer insulating layer, and an interconnection insulating pattern between the peripheral circuit interconnection lines. The interconnection insulating pattern may include a pair of vertical portions spaced apart from each other in a first direction parallel to a top surface of the substrate and a connecting portion connecting the vertical portions to each other. Each of the vertical portions of the interconnection insulating pattern may have a first thickness at a same level as top surfaces of the peripheral circuit interconnection lines and a second thickness at a same level as bottom surfaces of the peripheral circuit interconnection lines. The first thickness may be substantially equal to the second thickness.Type: ApplicationFiled: May 6, 2022Publication date: February 9, 2023Inventors: Hyeon-Woo Jang, Dong-Wan Kim, Keonhee Park, Dong-Sik Park, Joonsuk Park, Jihoon Chang
-
Publication number: 20230041059Abstract: A semiconductor device may include a substrate including a cell region, a peripheral region, and a boundary region between the cell region and the peripheral region, bit lines provided on the cell region and extended in a first direction parallel to a top surface of the substrate, bit line capping patterns provided on the bit lines, and a boundary pattern provided on the boundary region. End portions of the bit lines may be in contact with a first interface of the boundary pattern, and the bit line capping patterns may include the same material as the boundary pattern.Type: ApplicationFiled: July 5, 2022Publication date: February 9, 2023Inventors: DONG-WAN KIM, Keonhee PARK, DONG-SIK PARK, Joonsuk PARK, JIHOON CHANG, HYEON-WOO JANG
-
Publication number: 20230039149Abstract: Disclosed are semiconductor devices and their fabrication methods. The semiconductor device comprises a substrate including a peripheral block and cell blocks each including a cell center region, a cell edge region, and a cell middle region, and bit lines extending on each cell block in a first direction. The bit lines include center bit lines, middle bit lines, and edge bit lines. The bit line has first and second lateral surfaces opposite to each other in a second direction. The first lateral surface straightly extends along the first direction on the cell center region, the cell middle region, and the cell edge region. The second lateral surface straightly extends along the first direction on the cell center region and the cell edge region, and the second lateral surface extends along a third direction, that intersects the first direction and the second direction, on the cell middle region.Type: ApplicationFiled: May 18, 2022Publication date: February 9, 2023Inventors: Dong-Wan KIM, Keonhee PARK, Dong-Sik PARK, Joonsuk PARK, Jihoon CHANG, Hyeon-Woo JANG
-
Publication number: 20230043650Abstract: The method includes forming a first dielectric layer on a substrate, forming a via in the first dielectric layer, sequentially forming a first metal pattern, a first metal oxide pattern, a second metal pattern, and an antireflective pattern on the first dielectric layer, and performing an annealing process to react the first metal oxide pattern and the second metal pattern with each other to form a second metal oxide pattern. The forming the second metal oxide pattern includes forming the second metal oxide pattern by a reaction between a metal element of the second metal pattern and an oxygen element of the first metal oxide pattern.Type: ApplicationFiled: October 12, 2022Publication date: February 9, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Jihoon CHANG, Jimin CHOI, Yeonjin LEE, Hyeon-Woo JANG, Jung-Hoon HAN
-
Patent number: 11495533Abstract: The method includes forming a first dielectric layer on a substrate, forming a via in the first dielectric layer, sequentially forming a first metal pattern, a first metal oxide pattern, a second metal pattern, and an antireflective pattern on the first dielectric layer, and performing an annealing process to react the first metal oxide pattern and the second metal pattern with each other to form a second metal oxide pattern. The forming the second metal oxide pattern includes forming the second metal oxide pattern by a reaction between a metal element of the second metal pattern and an oxygen element of the first metal oxide pattern.Type: GrantFiled: January 21, 2021Date of Patent: November 8, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Jihoon Chang, Jimin Choi, Yeonjin Lee, Hyeon-Woo Jang, Jung-Hoon Han
-
Patent number: 11476220Abstract: Semiconductor packages may include a semiconductor chip on a substrate and an under-fill layer between the semiconductor chip and the substrate. The semiconductor chip may include a semiconductor substrate including first and second regions, and an interlayer dielectric layer that may cover the semiconductor substrate and may include connection lines. First conductive pads may be on the first region and may be electrically connected to some of the connection lines. Second conductive pads may be on the second region and may be electrically isolated from all of the connection lines. The semiconductor chip may also include a passivation layer that may cover the interlayer dielectric layer and may include holes that may expose the first and second conductive pads, respectively. On the second region, the under-fill layer may include a portion that may be in one of the first holes and contact one of the second conductive pads.Type: GrantFiled: January 12, 2021Date of Patent: October 18, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Jimin Choi, Jung-Hoon Han, Yeonjin Lee, Jong-Min Lee, Jihoon Chang
-
Publication number: 20220326301Abstract: A detection pad structure in a semiconductor device may include a lower wiring on a substrate, an upper wiring on the lower wiring, and a first pad pattern on the upper wiring. The upper wiring may be connected to the lower wiring and include metal patterns and via contacts on the metal patterns that are stacked in a plurality of layers. The first pad pattern may be connected to the upper wiring. A semiconductor device may include an actual upper wiring including actual metal patterns and actual via contacts stacked in a plurality of layers. At least one of the metal patterns of each layer in the upper wiring may have a minimum line width and a minimum space of the metal patterns of each layer in the actual upper wiring. Metal patterns and via contacts of each layer in the upper wiring may be regularly and repeatedly arranged.Type: ApplicationFiled: December 2, 2021Publication date: October 13, 2022Applicant: Samsung Electronics Co., Ltd.Inventors: Jihoon CHANG, Yeonjin LEE, Minjung CHOI, Jimin CHOI