Patents by Inventor Jinsu Kwon
Jinsu Kwon has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9282640Abstract: An interconnection element is provided for conductive interconnection with another element having at least one of microelectronic devices or wiring thereon. The interconnection element includes a dielectric element having a major surface. A plated metal layer including a plurality of exposed metal posts can project outwardly beyond the major surface of the dielectric element. Some of the metal posts can be electrically insulated from each other by the dielectric element. The interconnection element typically includes a plurality of terminals in conductive communication with the metal posts. The terminals can be connected through the dielectric element to the metal posts. The posts may be defined by plating a metal onto exposed co-planar surfaces of a mandrel and interior surfaces of openings in a mandrel, after which the mandrel can be removed.Type: GrantFiled: June 27, 2013Date of Patent: March 8, 2016Assignee: Tessera, Inc.Inventors: Jinsu Kwon, Kimitaka Endo, Sean P. Moran
-
Publication number: 20150054153Abstract: A method of assembling a packaged microelectronic element is disclosed that includes the steps of providing a microelectronic element having a plurality of conductive posts extending away from a first surface of a microelectronic element, the posts having top surfaces and edge surfaces extending abruptly away from the top surfaces, and a fusible metal cap attached to an end of each of the plurality of posts; at least substantially aligning the posts of the microelectronic element with a plurality of conductive posts extending from a first surface of a substrate, the posts of the substrate having top surfaces and edge surfaces extending abruptly away from the top surfaces; and joining the posts of the microelectronic element with the posts of the substrate.Type: ApplicationFiled: November 4, 2014Publication date: February 26, 2015Inventor: Jinsu Kwon
-
Patent number: 8884448Abstract: A microelectronic assembly includes a substrate having a first surface, a plurality of first conductive pads exposed thereon, and a plurality of first metal posts. Each metal post defines a base having an outer periphery and is connected to one of the conductive pads. Each metal post extends along a side wall from the base to ends remote from the conductive pad. The assembly further includes a dielectric material layer having a plurality of openings and extending along the first surface of the substrate. The first metal posts project through the openings such that the dielectric material layer contacts at least the outside peripheries thereof. Fusible metal masses contact the ends of some of first metal posts and extend along side walls towards the outer surface of the dielectric material layer. A microelectronic element is carried on the substrate and is electronically can be connected the conductive pads.Type: GrantFiled: December 10, 2010Date of Patent: November 11, 2014Assignee: Tessera, Inc.Inventor: Jinsu Kwon
-
Publication number: 20140138811Abstract: One aspect provides a semiconductor device. The semiconductor device, in this embodiment, includes a semiconductor substrate having a lower surface and an upper surface, as well as a heat-spreading lid configured to attach to the upper surface of the semiconductor substrate. In this embodiment, at least one of the semiconductor substrate or the heat-spreading lid has a plurality of openings extending entirely there through. The semiconductor device, in accordance with this aspect, further includes a plurality of fasteners operable to extend through the plurality of openings and engage the other of the semiconductor substrate or the heat-spreading lid to attach the semiconductor substrate and the heat-spreading lid.Type: ApplicationFiled: November 21, 2012Publication date: May 22, 2014Applicant: NVIDIA CORPORATIONInventors: Sunil Pandey, Jinsu Kwon, Ernie Opiniano
-
Publication number: 20130286619Abstract: An interconnection element is provided for conductive interconnection with another element having at least one of microelectronic devices or wiring thereon. The interconnection element includes a dielectric element having a major surface. A plated metal layer including a plurality of exposed metal posts can project outwardly beyond the major surface of the dielectric element. Some of the metal posts can be electrically insulated from each other by the dielectric element. The interconnection element typically includes a plurality of terminals in conductive communication with the metal posts. The terminals can be connected through the dielectric element to the metal posts. The posts may be defined by plating a metal onto exposed co-planar surfaces of a mandrel and interior surfaces of openings in a mandrel, after which the mandrel can be removed.Type: ApplicationFiled: June 27, 2013Publication date: October 31, 2013Inventors: Jinsu Kwon, Kimitaka Endo, Sean P. Moran
-
Patent number: 8558379Abstract: A packaged microelectronic assembly includes a microelectronic element having a front surface and a plurality of first solid metal posts extending away from the front surface. Each of the first posts has a width in a direction of the front surface and a height extending from the front surface, wherein the height is at least half of the width. There is also a substrate having a top surface and a plurality of second solid metal posts extending from the top surface and joined to the first solid metal posts.Type: GrantFiled: September 26, 2008Date of Patent: October 15, 2013Assignee: Tessera, Inc.Inventor: Jinsu Kwon
-
Patent number: 8505199Abstract: An interconnection element is provided for conductive interconnection with another element having at least one of microelectronic devices or wiring thereon. The interconnection element includes a dielectric element having a major surface. A plated metal layer including a plurality of exposed metal posts can project outwardly beyond the major surface of the dielectric element. Some of the metal posts can be electrically insulated from each other by the dielectric element. The interconnection element typically includes a plurality of terminals in conductive communication with the metal posts. The terminals can be connected through the dielectric element to the metal posts. The posts may be defined by plating a metal onto exposed co-planar surfaces of a mandrel and interior surfaces of openings in a mandrel, after which the mandrel can be removed.Type: GrantFiled: August 15, 2008Date of Patent: August 13, 2013Assignee: Tessera, Inc.Inventors: Jinsu Kwon, Kimitaka Endo, Sean Moran
-
Publication number: 20110074027Abstract: A microelectronic assembly includes a substrate having a first surface, a plurality of first conductive pads exposed thereon, and a plurality of first metal posts. Each metal post defines a base having an outer periphery and is connected to one of the conductive pads. Each metal post extends along a side wall from the base to ends remote from the conductive pad. The assembly further includes a dielectric material layer having a plurality of openings and extending along the first surface of the substrate. The first metal posts project through the openings such that the dielectric material layer contacts at least the outside peripheries thereof. Fusible metal masses contact the ends of some of first metal posts and extend along side walls towards the outer surface of the dielectric material layer. A microelectronic element is carried on the substrate and is electronically can be connected the conductive pads.Type: ApplicationFiled: December 10, 2010Publication date: March 31, 2011Applicant: TESSERA, INC.Inventor: Jinsu Kwon
-
Publication number: 20090146303Abstract: A packaged microelectronic assembly includes a microelectronic element having a front surface and a plurality of first solid metal posts extending away from the front surface. Each of the first posts has a width in a direction of the front surface and a height extending from the front surface, wherein the height is at least half of the width. There is also a substrate having a top surface and a plurality of second solid metal posts extending from the top surface and joined to the first solid metal posts.Type: ApplicationFiled: September 26, 2008Publication date: June 11, 2009Applicant: Tessera, Inc.Inventor: Jinsu Kwon
-
Publication number: 20090148594Abstract: An interconnection element can be formed by plating a metal layer within holes in an essentially non-metallic layer of a mandrel, wherein posts can be plated onto a metal layer exposed within the holes, e.g., a metal layer covering the holes in the non-metallic layer. The tips of the posts can be formed adjacent to ends or bottoms of the blind holes. Terminals can be formed in conductive communication with the conductive posts. The terminals can be connected through a dielectric layer to the conductive posts. At least a portion of the mandrel can then be removed from at least ends of the holes. In this way, the tips of the conductive posts can become raised above a major surface of the interconnection element such that at least the tips of the posts project beyond the major surface.Type: ApplicationFiled: August 15, 2008Publication date: June 11, 2009Applicant: Tessera, Inc.Inventors: Sean Moran, Jinsu Kwon, Kimitaka Endo
-
Publication number: 20090145645Abstract: An interconnection element is provided for conductive interconnection with another element having at least one of microelectronic devices or wiring thereon. The interconnection element includes a dielectric element having a major surface. A plated metal layer including a plurality of exposed metal posts can project outwardly beyond the major surface of the dielectric element. Some of the metal posts can be electrically insulated from each other by the dielectric element. The interconnection element typically includes a plurality of terminals in conductive communication with the metal posts. The terminals can be connected through the dielectric element to the metal posts. The posts may be defined by plating a metal onto exposed co-planar surfaces of a mandrel and interior surfaces of openings in a mandrel, after which the mandrel can be removed.Type: ApplicationFiled: August 15, 2008Publication date: June 11, 2009Applicant: Tessera, Inc.Inventors: Jinsu Kwon, Kimitaka Endo, Sean Moran
-
Patent number: 7253504Abstract: An integrated circuit package includes a substrate having a central axis dividing the substrate into an upper half and a lower half and an integrated circuit coupled to the substrate. A layer is provided within the substrate in the lower half thereof that is configured to resist warpage of the integrated circuit package, the layer provided a distance from the central axis.Type: GrantFiled: December 13, 2004Date of Patent: August 7, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Jun Zhai, Jinsu Kwon, Richard C. Blish, II
-
Patent number: 6842662Abstract: A method and an apparatus for preventing misalignment of semiconductor packaging assembly materials. In particular, a method of fabricating a fully aligned flip-chip assembly having a variable pitch packaging substrate, involves: providing a set of input data; calculating a set of intermediate data using the input data set; calculating a set of final substrate pad coordinates using the intermediate data set, thereby providing a set of output data; providing a packaging substrate having a plurality of substrate pads thereon formed according to the output data set to compensate for any inchoate thermogeometric hysteresis arising from any mismatched coefficients of thermal expansion, and thereby fabricating the flip-chip assembly having a variable pitch packaging substrate, and an assembly thereby fabricated which is more robust to any temperature-induced stress.Type: GrantFiled: April 4, 2003Date of Patent: January 11, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Jaime D. Weidler, Robert A. Newman, Jinsu Kwon