Patents by Inventor John J. Bergkvist,Jr.
John J. Bergkvist,Jr. has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9600232Abstract: Aligning FIFO pointers includes resetting, by a write control block coupled to a write side of the FIFO, write pointers to an initial value. Then, iteratively, until one or more bits retrieved from the write side match one or more bits of an alignment bit pattern: providing, by the write side to the read side, the alignment bit pattern; retrieving, by the read side, one or more bits from the write side; providing, by the read side through a read control block, the retrieved one or more bits to the write control block; determining, by the write control block, whether the retrieved one or more bits match one or more bits of the alignment bit pattern; and, if the retrieved one or more bits do not match one or more bits of the alignment bit pattern, suppressing the read pointer from incrementing for a predetermined period of time.Type: GrantFiled: December 11, 2013Date of Patent: March 21, 2017Assignee: International Business Machines CorporationInventors: John J. Bergkvist, Jr., Carrie E. Cox, John K. Koehler, Todd E. Leonard
-
Publication number: 20150160920Abstract: Aligning FIFO pointers includes resetting, by a write control block coupled to a write side of the FIFO, write pointers to an initial value. Then, iteratively, until one or more bits retrieved from the write side match one or more bits of an alignment bit pattern: providing, by the write side to the read side, the alignment bit pattern; retrieving, by the read side, one or more bits from the write side; providing, by the read side through a read control block, the retrieved one or more bits to the write control block; determining, by the write control block, whether the retrieved one or more bits match one or more bits of the alignment bit pattern; and, if the retrieved one or more bits do not match one or more bits of the alignment bit pattern, suppressing the read pointer from incrementing for a predetermined period of time.Type: ApplicationFiled: December 11, 2013Publication date: June 11, 2015Applicant: International Business Machines CorporationInventors: John J. Bergkvist, JR., Carrie E. Cox, John K. Koehler, Todd E. Leonard
-
Patent number: 8989313Abstract: Methods and apparatuses for adaptable receiver detection are provided. Embodiments include providing, by receiver detection circuitry at a transmitter coupled to a communication link, a voltage to the communication link; determining, by the receiver detection circuitry, a rise time corresponding to a rising edge change of the voltage on the communication link; determining, by the receiver detection circuitry, a fall time corresponding to a falling edge change of the voltage on the communication link; and determining, by the receiver detection circuitry, whether the rise time and the fall time are consistent with the transmitter being coupled through the communication link to a remote receiver.Type: GrantFiled: March 11, 2013Date of Patent: March 24, 2015Assignee: International Business Machines CorporationInventors: John J. Bergkvist, Jr., Steven M. Clements, Carrie E. Cox, Hayden C. Cranford, Jr., Todd E. Leonard
-
Publication number: 20140254650Abstract: Methods and apparatuses for adaptable receiver detection are provided. Embodiments include providing, by receiver detection circuitry at a transmitter coupled to a communication link, a voltage to the communication link; determining, by the receiver detection circuitry, a rise time corresponding to a rising edge change of the voltage on the communication link; determining, by the receiver detection circuitry, a fall time corresponding to a falling edge change of the voltage on the communication link; and determining, by the receiver detection circuitry, whether the rise time and the fall time are consistent with the transmitter being coupled through the communication link to a remote receiver.Type: ApplicationFiled: March 11, 2013Publication date: September 11, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John J. Bergkvist, JR., Steven M. Clements, Carrie E. Cox, Hayden C. Cranford, JR., Todd E. Leonard
-
Patent number: 8618833Abstract: A source-series terminated (‘SST’) driver circuit that includes: one or more data signal inputs; one or more control signal inputs; a driver output; and a plurality of driver cells, the driver cells coupled in parallel to one another, outputs of the driver cells coupled together to form the driver output of the SST driver circuit, where output resistance of the SST driver circuit varies in dependence upon activation of one or more of the parallel driver cells, activation of each driver cell controlled by control signals received at the control signal inputs.Type: GrantFiled: June 19, 2012Date of Patent: December 31, 2013Assignee: International Business Machines CorporationInventors: John J. Bergkvist, Jr., Carrie E. Cox, Todd E. Leonard
-
Publication number: 20130335120Abstract: A source-series terminated (‘SST’) driver circuit that includes: one or more data signal inputs; one or more control signal inputs; a driver output; and a plurality of driver cells, the driver cells coupled in parallel to one another, outputs of the driver cells coupled together to form the driver output of the SST driver circuit, where output resistance of the SST driver circuit varies in dependence upon activation of one or more of the parallel driver cells, activation of each driver cell controlled by control signals received at the control signal inputs.Type: ApplicationFiled: June 19, 2012Publication date: December 19, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John J. Bergkvist, JR., Carrie E. Cox, Todd E. Leonard
-
Patent number: 5535380Abstract: A system for providing a time-based interrupt signal to a processor for executing a real time interrupt event with reduced interrupt latency, involves: a first programmable counter, which is capable of interrupting the processor by generating an interrupt signal on a regular time period based on the decrementing of an initial count value loaded therein, which value is re-loaded in the counter when the count is exhausted and the interrupt signal is generated; one or more second programmable counters, also having initial count values loaded therein that are decremented, and each of which, if the count is exhausted before that of the first counter, will not allow certain types of instructions or events, respectively associated with each second counter, to execute, if the execution of such instructions or events would cause an unwanted latency in the interrupt caused by the interrupt signal from the first counter.Type: GrantFiled: December 16, 1994Date of Patent: July 9, 1996Assignee: International Business Machines CorporationInventors: John J. Bergkvist, Jr., Donald E. Carmon, Michael T. Vanover
-
Patent number: 5459849Abstract: A method and apparatus for compressing cacheable data stored in one or more write back buffers is described herein. A cacheable data element includes an address component, a data component and a byte enable component. Generally, the method includes comparing the address component of a first cacheable data element stored in a first write back buffer with the address component of a second cacheable data element. This second cacheable data element may be an incoming data element from the processor or a data element stored in a second write back buffer. If the two address components are equal, then compression is performed. In one implementation, compression is performed by overlaying the data component of the first cacheable data element with the data component of the second cacheable data element resulting in a compressed data component.Type: GrantFiled: August 2, 1991Date of Patent: October 17, 1995Assignee: International Business Machines CorporationInventors: John J. Bergkvist,Jr., Michael J. Peters, Daniel M. Wronski