Patents by Inventor Joseba M. Desubijana

Joseba M. Desubijana has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 8788641
    Abstract: Systems, apparatuses, and methods for an interface module to interface with an enclosure services processor are described herein. The interface module may include one or more state machines configured to provide an enclosure service operation. Provision of this enclosure service operation may be at least partially unsupervised by a control processor requesting the enclosure service operation. Other embodiments may be described and claimed.
    Type: Grant
    Filed: November 7, 2007
    Date of Patent: July 22, 2014
    Assignee: Marvell International Ltd.
    Inventors: Joseba M. Desubijana, Larry L. Byers, Gary R. Robeck
  • Patent number: 7853747
    Abstract: An embedded disk controller comprises a first processor in communication with a first bus and a second processor in communication with a second bus. An external bus controller (“EBC”) is located on the embedded disk controller, is coupled to an external bus and to at least one of the first bus and the second bus, and manages a plurality of memory devices external to the embedded disk controller via the external bus. A first one of the plurality of memory devices has at least one of different timing characteristics and a different data width than a second one of the plurality of memory devices.
    Type: Grant
    Filed: May 15, 2007
    Date of Patent: December 14, 2010
    Assignee: Marvell International Ltd.
    Inventors: Larry L. Byers, Joseba M. Desubijana, Gary R. Robeck, Fredarico E. Dutton
  • Patent number: 7219182
    Abstract: A system and method for an embedded disk controller is provided. The embedded disk controller includes a main processor in communication with a first bus. A second processor communicates with a second bus. An external bus interface controller (“EBC”) located on the embedded disk controller manages a plurality of memory devices external to the system embedded disk controller via an external bus interface and coupled to the first bus and an external bus. Each of the plurality of memory devices has at least one of different timing characteristics and different data widths. The EBC is coupled to the first bus and stores at least one of a segment descriptor register and at least a device range register.
    Type: Grant
    Filed: March 10, 2003
    Date of Patent: May 15, 2007
    Assignee: Marvell International Ltd.
    Inventors: Larry L. Byers, Joseba M. Desubijana, Gary R. Robeck, Fredarico E. Dutton
  • Patent number: 7099963
    Abstract: A history module for monitoring plural components in an embedded disk controller with a first main processor operationally coupled to a first bus and a second processor operationally coupled to a second bus is provided. The history module includes an event control module that receives break point conditions that stops the history module from recording information of a component; and a first register that allows selection or-de-selection of certain components in the embedded disk controller. The first register can also store a trigger mode value, which specifies a number of entries that are made in history module buffer(s) after a break point condition is detected.
    Type: Grant
    Filed: March 10, 2003
    Date of Patent: August 29, 2006
    Assignee: QLogic Corporation
    Inventors: Larry L. Byers, Joseba M. Desubijana, Gary R. Robeck, William W. Dennin
  • Patent number: 7080188
    Abstract: A system for an embedded disk controller is provided. The system includes a first main processor operationally coupled to a high performance bus; a second processor operationally coupled to a peripheral bus; a bridge that interfaces between the high performance and peripheral bus; an external bus controller coupled to the high performance bus and operationally coupled to external devices via an external bus interface; an interrupt controller module that can generate a fast interrupt to the first main processor; a history module coupled to the high performance and peripheral bus for monitoring bus activity; and a servo controller that is coupled to the second processor through a servo controller interface and provides real time servo controller information to the second processor. The second processor may be a digital signal processor that is operationally coupled to the first main processor through an interface.
    Type: Grant
    Filed: March 10, 2003
    Date of Patent: July 18, 2006
    Assignee: Marvell International Ltd.
    Inventors: Larry L. Byers, Paul B. Ricci, Joseph G. Kriscunas, Joseba M. Desubijana, Gary R. Robeck, Michael R. Spaur, David M. Purdham
  • Publication number: 20040199718
    Abstract: A system for an embedded disk controller is provided. The system includes a first main processor operationally coupled to a high performance bus; a second processor operationally coupled to a peripheral bus; a bridge that interfaces between the high performance and peripheral bus; an external bus controller coupled to the high performance bus and operationally coupled to external devices via an external bus interface; an interrupt controller module that can generate a fast interrupt to the first main processor; a history module coupled to the high performance and peripheral bus for monitoring bus activity; and a servo controller that is coupled to the second processor through a servo controller interface and provides real time servo controller information to the second processor. The second processor may be a digital signal processor that is operationally coupled to the first main processor through an interface.
    Type: Application
    Filed: March 10, 2003
    Publication date: October 7, 2004
    Inventors: Larry L. Byers, Paul B. Ricci, Joseph G. Kriscunas, Joseba M. Desubijana, Gary R. Robeck, Michael R. Spaur, David M. Purdham
  • Publication number: 20040199711
    Abstract: A system and method for an embedded disk controller is provided with an external bus interface controller (“EBC”) for managing devices external to the system via an external bus interface, wherein the EBC is coupled to a high performance bus and includes at least a segment descriptor register and at least a device range register. The segment descriptor register allows firmware to program timing characteristics of the devices. The device range register enables the first main processor to access an address space in the devices.
    Type: Application
    Filed: March 10, 2003
    Publication date: October 7, 2004
    Inventors: Larry L. Byers, Joseba M. Desubijana, Gary R. Robeck, Fredarico E. Dutton
  • Publication number: 20040181620
    Abstract: A history module for monitoring plural components in an embedded disk controller with a first main processor operationally coupled to a first bus and a second processor operationally coupled to a second bus is provided. The history module includes an event control module that receives break point conditions that stops the history module from recording information of a component; and a first register that allows selection or-de-selection of certain components in the embedded disk controller. The first register can also store a trigger mode value, which specifies a number of entries that are made in history module buffer(s) after a break point condition is detected.
    Type: Application
    Filed: March 10, 2003
    Publication date: September 16, 2004
    Inventors: Larry L. Byers, Joseba M. Desubijana, Gary R. Robeck, William W. Dennin
  • Patent number: 5524218
    Abstract: A system for communicating data between a main processor and a peripheral processor over a fiber optic interface. The interface is a dedicated, point-to-point link operating in full-duplex, asynchronous mode. Dual fibers and physical layer controllers are used in a cascaded fashion to double the throughput of the interface. Frame control logic coordinates formatting of data into frames for transmission over the interface. Frame format and interface protocol are based on FDDI, but are improved to more efficiently transfer data in a point-to-point implementation. Frame Check Sequences are generated and verified to ensure error-free data transfers. Frame sending and frame receiving logic communicate with the main and peripheral processors, accepting data transfer requests and forwarding received data.
    Type: Grant
    Filed: December 23, 1993
    Date of Patent: June 4, 1996
    Assignee: Unisys Corporation
    Inventors: Larry L. Byers, Donald M. Davies, Joseba M. Desubijana, Michael E. Mayer, Randall L. Piper, Lloyd E. Thorsbakken, Steven M. Wierdsma
  • Patent number: 5488702
    Abstract: A system and method for detecting errors during the storage and retrieval of file information between a file cache system and a host computer system utilizes a block check sequence key as redundant data included in each block of file data transferred. The block check sequence key is generated by key generation logic and accompanies each block of file data stored in the file cache system by the host computer system. The block check sequence key is a compressed representation of the data within the selected block, as well as unique file and block identification information supplied by the requester of the write operation. When the block is retrieved from the file cache system, the system generates a new block check sequence key based on the data within the retrieved block and the unique file and block identification information supplied by the requester of the read operation. Validation logic ensures that if the retrieved key and the newly generated key does not match, an error signal is activated.
    Type: Grant
    Filed: April 26, 1994
    Date of Patent: January 30, 1996
    Assignee: UNISYS Corporation
    Inventors: Larry L. Byers, Joseba M. Desubijana, Wayne A. Michaelson
  • Patent number: 5423030
    Abstract: A bus control and error detection system is provided for a bus system in which data and address signals are transferred between a microsequencer and a number of operational stations which are coupled to the bus. Tri-state drivers are employed in the microsequencer and in the stations which are constructed such that two of the three states of these tri-state drivers are utilized to provide the two states of binary logic operation, and the third state is a high impedance state that protects the components that are coupled to the bus during predefined abort condition which are detected in the system. An abort detection circuit is included in each of the operational stations which is coupled to receive control signals from the microsequencer and which is constructed to emit an ABORT signal output to the microsequencer when the control signals indicate that an abort condition has occurred for the associated operational station.
    Type: Grant
    Filed: September 13, 1993
    Date of Patent: June 6, 1995
    Assignee: Unisys Corporation
    Inventors: Larry L. Byers, Joseba M. Desubijana, Wayne A. Michaelson
  • Patent number: 5168555
    Abstract: A multi-processing system of the type having a plurality of MSUs is provided with a support controller in each MSU. Each of the MSUs is provided with a plurality of the interface registers, one for each associated MSU to be connected to the master MSU. Each support controller in each MSU is provided with an initial program load (IPL) controller and each IPL controller is provided with a scan settable control coupled to an external keyboard or console which permits unique scan settable information to be loaded into the IPL controller for setting the interface registers and for interconnecting the MSUs in a desired multi-processing configuration.
    Type: Grant
    Filed: September 6, 1989
    Date of Patent: December 1, 1992
    Assignee: Unisys Corporation
    Inventors: Larry L. Byers, Joseba M. Desubijana
  • Patent number: 5142629
    Abstract: An improved system for interconnecting main storage units is provided wherein each main storage unit is provided with a support control card and each support control card is provided with interface connection means comprising X-1 number of interfaces where X is a value equal to the number of MSUs. And means for enabling the connection of the interfaces between different pairs of MSUs to operably connect any number of said X number of MSUs to a plurality of data processors employing X(X-1)/2 pairs of cables.
    Type: Grant
    Filed: September 6, 1989
    Date of Patent: August 25, 1992
    Assignee: Unisys Corporation
    Inventors: Larry L. Byers, Joseba M. Desubijana
  • Patent number: 5048024
    Abstract: A novel partitioned parity check and regeneration circuit is provided for receiving an input data word which is partitioned and the partitioned bits are stored in a partitioning register to provide a subset input data word of fewer data bits than the input data word. Parity register means including a parity register are associated with the partitioning register to provide a parity check of the partitioned data word and for generating an error detect signal when the data bits in the partitioning register are not properly latched. The parity bits stored in the associated parity register are employed with associated output logic to generate regenerated parity bits associated with the output of the data bits in the partitioning register to preserve the integrity of the data.
    Type: Grant
    Filed: September 6, 1989
    Date of Patent: September 10, 1991
    Assignee: Unisys Corporation
    Inventors: Gary R. Robeck, Joseba M. Desubijana
  • Patent number: 4962501
    Abstract: A plurality of transmitting and receiving elements are coupled between read and write buses. The communication paths which connects the tranmitting and receiving elements to the buses are each provided with a fault indicating circuit in series therewith. Each of said fault indicating circuits have logic gating means which include a bit register for each of the bits of a data byte and a parity bit. The output of the bit register means are coupled to isolation drivers which in turn are connected to parity checking circuits and the buses for indicating errors which occur in the bytes of a data word without degrading or delaying data transmission to and from said read and write buses.
    Type: Grant
    Filed: September 13, 1988
    Date of Patent: October 9, 1990
    Assignee: Unisys Corporation
    Inventors: Larry L. Byers, James H. Scheuneman, Joseba M. Desubijana
  • Patent number: 4953167
    Abstract: Logic checking circuits are provided for verifying whether or not the data bus enable logic circuits are operating properly in response to operational commands to transmit or to NOT transmit data. The transmit latches in the bus interface logic circuits are continuously monitored to determine if they are set or NOT set in a position to enable transmission of data or NOT to enable transmission of data to a bus. Transmit gating circuit means are couple to the output of said transmit latches for determining if all of the transmit latches are in the same state and are in the state ordered by the central controller, and for determining whether the state ordered by the central controller occurs in the exact time period during which the command to transmit should be executed.
    Type: Grant
    Filed: September 13, 1988
    Date of Patent: August 28, 1990
    Assignee: Unisys Corporation
    Inventors: Larry L. Byers, Wayne A. Michaelson, Joseba M. Desubijana