Patents by Inventor Joze Bevk
Joze Bevk has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20180154339Abstract: A method of fabricating composite filaments is provided. An initial composite filament including a core and a cladding (such as a Pt-group metal) is cut into smaller pieces (or is first mechanically reduced and then cut into smaller pieces). The smaller pieces of the filaments are inserted into a metal matrix, and the entire structure is then further reduced mechanically in a series of reduction steps. The process can be repeated until the desired cross sectional dimension of the filaments is achieved. The matrix can then be chemically removed to isolate the final composite filaments with the cladding thickness down to the nanometer range. The process allows the organization and integration of filaments of different sizes, compositions, and functionalities into arrays suitable for various applications. Materials and components made from such composite filaments and arrays of composite filaments are also disclosed.Type: ApplicationFiled: July 19, 2017Publication date: June 7, 2018Applicant: THE TRUSTEES OF COLUMBIA UNIVERSITY IN THE CITY OF NEW YORKInventor: Joze Bevk
-
Publication number: 20150118599Abstract: A method of fabricating composite filaments is provided. An initial composite filament including a core and a cladding (such as a Pt-group metal) is cut into smaller pieces (or is first mechanically reduced and then cut into smaller pieces). The smaller pieces of the filaments are inserted into a metal matrix, and the entire structure is then further reduced mechanically in a series of reduction steps. The process can be repeated until the desired cross sectional dimension of the filaments is achieved. The matrix can then be chemically removed to isolate the final composite filaments with the cladding thickness down to the nanometer range. The process allows the organization and integration of filaments of different sizes, compositions, and functionalities into arrays suitable for various applications.Type: ApplicationFiled: February 24, 2014Publication date: April 30, 2015Inventor: Joze Bevk
-
Patent number: 6566181Abstract: In accordance with the invention, a process for forming a dual gate structure for CMOS devices comprises the steps of a) providing a semiconductor workpiece including n-type and p-type regions and a gate dielectric region for a dual gate structure formed over the regions, b) forming over the gate dielectric region a thin layer of semiconductor doped to one type of conductivity, c) selectively removing the doped semiconductor overlying the workpiece region of like conductivity doping and d) forming a thin layer of semiconductor doped to the opposite kind of conductivity. The doped layers are then planarized as by chemical-mechanical polishing (CMP). An additional layer of undoped semiconductor can optionally be applied to bury the doped layers, and the device can be finished by coating with metal silicide in the usual fashion. This process can be completed with only one photolithography step, simplifying device fabrication by several operations.Type: GrantFiled: February 26, 1999Date of Patent: May 20, 2003Assignee: Agere Systems Inc.Inventor: Joze Bevk
-
Patent number: 6500740Abstract: In accordance with the invention, a silicon gate field effect device is provided with improved control over the distribution of dopants by forming thin buried layer of oxide within the silicon gate. In essence, a silicon gate device is fabricated by the steps of forming a gate dielectric on a silicon substrate and forming a first layer of the silicon gate (amorphous or polycrystalline) on the dielectric. A thin layer of oxide is formed on the first gate layer, and a second silicon gate layer is formed on the oxide, producing a silicon gate containing a thin buried oxide layer. Dopants are then implanted through the second gate layer and the buried oxide, and the device is finished in a conventional manner. The buried oxide layer, acting as a sieve, maintains high dopant concentration near the interface between the gate and minimizes dopant outdiffusion through the gate.Type: GrantFiled: August 29, 2000Date of Patent: December 31, 2002Assignee: Agere Systems Inc.Inventor: Joze Bevk
-
Patent number: 6406952Abstract: A process for device fabrication, comprising the steps of forming a dielectric material region on a silicon substrate, forming a first amorphous silicon or polysilicon region on the dielectric material region, implanting one or more dopants in the first amorphous silicon or polysilicon region, and, subsequent to implanting the one or more dopants in the first amorphous silicon or polysilicon region, forming a second amorphous silicon or polysilicon region on the first amorphous silicon or polysilicon region. Typically, a refractory metal silicide layer is formed over the silicon, and such silicide is optionally formed by a salicide process. The second silicon region makes it more difficult for the implanted dopants to reach the silicide layer, and thereby reduces undesirable lateral diffusion of dopants in the silicide and accompanying cross-doping. The buried nature of the dopants in the silicon further reduces the amount of lateral diffusion within the silicon, regardless of the gate material.Type: GrantFiled: July 29, 1997Date of Patent: June 18, 2002Assignee: Agere Systems Guardian Corp.Inventor: Joze Bevk
-
Publication number: 20020028542Abstract: In accordance with the invention, a process for forming a dual gate structure for CMOS devices comprises the steps of a) providing a semiconductor workpiece including n-type and p-type regions and a gate dielectric region for a dual gate structure formed over the regions, b) forming over the gate dielectric region a thin layer of semiconductor doped to one type of conductivity, c) selectively removing the doped semiconductor overlying the workpiece region of like conductivity doping and d) forming a thin layer of semiconductor doped to the opposite kind of conductivity. The doped layers are then planarized as by chemical-mechanical polishing (CMP). An additional layer of undoped semiconductor can optionally be applied to bury the doped layers, and the device can be finished by coating with metal silicide in the usual fashion. This process can be completed with only one photolithography step, simplifying device fabrication by several operations.Type: ApplicationFiled: February 26, 1999Publication date: March 7, 2002Inventor: JOZE BEVK
-
Publication number: 20010055862Abstract: A process for device fabrication, comprising the steps of forming a dielectric material region on a silicon substrate, forming a first amorphous silicon or polysilicon region on the dielectric material region, implanting one or more dopants in the first amorphous silicon or polysilicon region, and, subsequent to implanting the one or more dopants in the first amorphous silicon or polysilicon region, forming a second amorphous silicon or polysilicon region on the first amorphous silicon or polysilicon region. Typically, a refractory metal silicide layer is formed over the silicon, and such silicide is optionally formed by a salicide process. The second silicon region makes it more difficult for the implanted dopants to reach the silicide layer, and thereby reduces undesirable lateral diffusion of dopants in the silicide and accompanying cross-doping. The buried nature of the dopants in the silicon further reduces the amount of lateral diffusion within the silicon, regardless of the gate material.Type: ApplicationFiled: July 29, 1997Publication date: December 27, 2001Inventor: JOZE BEVK
-
Patent number: 5851922Abstract: The invention is directed to a process for forming p.sup.+ and n.sup.+ gates on a single substrate. A polycrystalline silicon or amorphous silicon layer is formed on a substrate with n-type and p-type regions formed therein and with a layer of silicon dioxide formed thereover and the structure is subjected to a low temperature anneal. A layer of metal silicide is then formed over the structure and n-type and p-type dopants are implanted into the resulting structure. A nitrogen implant is performed after the n-type dopant is implanted into the structure. The nitrogen implant reduces the amount to which the p-type dopant diffuses through the silicide layer and into the n.sup.+ gates. A dielectric material is then formed over the structure and patterned, after which the structure is subjected to additional processing steps to form gate stacks over the n-regions and the p-regions of the substrate.Type: GrantFiled: May 29, 1997Date of Patent: December 22, 1998Assignee: Lucent Technologies Inc.Inventors: Joze Bevk, Matthias Werner Fuertsch, George E. Georgiou, Steven James Hillenius
-
Patent number: 5787747Abstract: Methods and apparatus are disclosed for maximizing the strength and deformability of dimensionally-reduced in-situ-formed composites. According the invention, the temperature of the composite is maintained at less than its recrystallization temperature as it is dimensionally reduced, such as by drawing it through one or more dies in a wire-drawing apparatus. The drawing speed and other parameters may be adjusted, as required, to control composite temperature.Type: GrantFiled: August 27, 1997Date of Patent: August 4, 1998Assignee: Lucent Technologies, Inc.Inventors: Joze Bevk, Gregory S. Boebinger, A. Passner
-
Patent number: 5500391Abstract: A process for making a MOS device on a silicon substrate includes the step of forming a buried layer of germanium-silicon alloy in the substrate, or, alternatively, a buried layer of silicon enclosed between thin, germanium-rich layers. This buried layer is doped with boron, and tends to confine the boron during annealing and oxidation steps. The process includes a step of exposing the substrate to an oxidizing atmosphere such that an oxide layer 10 .ANG.-500 .ANG. thick is grown on the substrate.Type: GrantFiled: August 9, 1994Date of Patent: March 19, 1996Assignee: AT&T Corp.Inventors: Joze Bevk, Leonard C. Feldman, Hans-Joachim L. Gossmann, Henry S. Luftman, Ran-Hong Yan