Patents by Inventor Jung Hyuk Yoon
Jung Hyuk Yoon has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20180358085Abstract: A semiconductor memory apparatus may include a memory cell, a write driver, and a voltage adjustment circuit. The write driver may provide the memory cell with a program current based on a write data. The voltage adjustment circuit may adjust a voltage level of a global word line coupled to the memory cell when a current flowing through the memory cell or the voltage level of the global word line is greater than a threshold value.Type: ApplicationFiled: August 21, 2018Publication date: December 13, 2018Applicant: SK hynix Inc.Inventors: Ho Seok EM, Jung Hyuk YOON
-
Publication number: 20180144798Abstract: A phase change memory device may be provided. The phase change memory device may include a plurality of Mats, a row control block and a column control block. The row control block may be provided to each of the Mats to control word lines. The column control block may be provided to each of the Mats to control bit lines. When a near phase change memory cell adjacent to the row control block and the column control block is selected, the phase change memory cells located at different positions, which may be spaced apart from the near phase change memory cell, in the Mats except for a reference Mat may be selected.Type: ApplicationFiled: August 7, 2017Publication date: May 24, 2018Applicant: SK hynix Inc.Inventor: Jung Hyuk YOON
-
Publication number: 20170236583Abstract: A semiconductor memory apparatus includes a column address decoding unit configured to decode a column address and generate a column select signal; a row address decoding unit configured to decode a row address and generate a word line select signal; a driving driver unit configured to provide different voltages to a plurality of resistive memory elements in response to the column select signal; a sink current control unit configured to generate a plurality of sink voltages with different voltage levels in response to the word line select signal; and a plurality of current sink units configured to flow current from the plurality of respective resistive memory elements to a ground terminal in response to the plurality of sink voltages.Type: ApplicationFiled: May 1, 2017Publication date: August 17, 2017Applicant: SK hynix Inc.Inventors: Jung Hyuk YOON, Yoon Jae SHIN
-
Publication number: 20170236582Abstract: A semiconductor memory apparatus includes a column address decoding unit configured to decode a column address and generate a column select signal; a row address decoding unit configured to decode a row address and generate a word line select signal; a driving driver unit configured to provide different voltages to a plurality of resistive memory elements in response to the column select signal; a sink current control unit configured to generate a plurality of sink voltages with different voltage levels in response to the word line select signal; and a plurality of current sink units configured to flow current from the plurality of respective resistive memory elements to a ground terminal in response to the plurality of sink voltages.Type: ApplicationFiled: May 1, 2017Publication date: August 17, 2017Applicant: SK hynix Inc.Inventors: Jung Hyuk YOON, Yoon Jae SHIN
-
Publication number: 20170206961Abstract: An electronic device including a semiconductor memory may be provided. The semiconductor memory may include a write circuit configured for generating a first current. The semiconductor memory may include a first selection circuit configured for coupling the first write circuit to a first line based on a first selection signal. The semiconductor memory may include a second write circuit configured for generating a second current. The semiconductor memory may include a second selection circuit configured for coupling the second write circuit to a second line based on a second selection signal. The semiconductor memory may include a memory cell coupled between the first line and the second line. The semiconductor memory may include a voltage control circuit configured for controlling a voltage level of the second line.Type: ApplicationFiled: May 17, 2016Publication date: July 20, 2017Inventor: Jung-Hyuk YOON
-
Publication number: 20170177515Abstract: An electronic device may include a semiconductor memory. The semiconductor memory may include a write circuit, a first selection circuit, a memory cell, a coupling control circuit, and a coupling circuit. The write circuit may generate a write current corresponding to write data based on a control code signal. The first selection circuit may couple the write circuit to a first line based on a first selection signal, and may allow cell current corresponding to the write current to flow to the first line. The memory cell may be coupled between the first line and a second line, and may store the write data based on the cell current. The coupling control circuit may generate a coupling code signal corresponding to the write current based on the control code signal. The coupling circuit may selectively couple one or more voltage terminals among a plurality of voltage terminals to the second line based on a coupling code signal.Type: ApplicationFiled: May 17, 2016Publication date: June 22, 2017Inventors: Jung-Hyuk YOON, Ho-Seok EM
-
Patent number: 9659640Abstract: A semiconductor memory apparatus includes a column address decoding unit configured to decode a column address and generate a column select signal; a row address decoding unit configured to decode a row address and generate a word line select signal; a driving driver unit configured to provide different voltages to a plurality of resistive memory elements in response to the column select signal; a sink current control unit configured to generate a plurality of sink voltages with different voltage levels in response to the word line select signal; and a plurality of current sink units configured to flow current from the plurality of respective resistive memory elements to a ground terminal in response to the plurality of sink voltages.Type: GrantFiled: November 15, 2013Date of Patent: May 23, 2017Assignee: SK hynix Inc.Inventors: Jung Hyuk Yoon, Yoon Jae Shin
-
Patent number: 9659648Abstract: A semiconductor memory device includes a plurality of first memory cells included in a first memory cell group and coupled to a plurality of first bit lines, respectively, a plurality of first switches coupled to the first bit lines, respectively, and coupled to a voltage node, a driver configured to supply a constant voltage to the voltage node for a write operation, and a switch control unit configured to selectively turn on one or more of the first switches when the write operation is performed.Type: GrantFiled: February 9, 2016Date of Patent: May 23, 2017Assignee: SK hynix Inc.Inventors: In Soo Lee, Jung Hyuk Yoon
-
Publication number: 20170139628Abstract: An electronic device includes semiconductor memory. The semiconductor memory includes a cell array comprising a plurality of resistive memory cells arranged in a plurality of columns and a plurality of rows; and an access circuit applying a first voltage or a second voltage to a first node of a selected memory cell of the plurality of resistive memory cells, and applying a third voltage to a second node of the selected memory cell, the third voltage having a magnitude that is substantially the same as that of the first voltage and having a polarity that is opposite to a polarity of the first voltage.Type: ApplicationFiled: May 17, 2016Publication date: May 18, 2017Inventors: Jung-Hyuk YOON, Ki-Myung KYUNG
-
Patent number: 9542984Abstract: A semiconductor memory apparatus includes a command processing block configured to generate a voltage generation start signal, a first write control signal, a second write control signal, a read signal, and an operation signal in response to a first control signal and a second control signal in a write operation, and a memory control block configured to electrically couple a memory block, which stores data, to a sense amplifier or apply a predetermined voltage to the memory block in response to the voltage generation start signal, the first write control signal, the second write control signal, the read signal, and the operation signal.Type: GrantFiled: November 23, 2015Date of Patent: January 10, 2017Assignee: SK HYNIX INC.Inventor: Jung Hyuk Yoon
-
Publication number: 20160155504Abstract: Disclosed is a semiconductor memory device. The semiconductor memory device includes a plurality of first memory cells included in a first memory cell group and coupled to a plurality of first bit lines, respectively, a plurality of first switches coupled to the first bit lines, respectively, and coupled to a voltage node, a driver configured to supply a constant voltage to the voltage node for a write operation, and a switch control unit configured to selectively turn on one or more of the first switches when the write operation is performed.Type: ApplicationFiled: February 9, 2016Publication date: June 2, 2016Inventors: In Soo LEE, Jung Hyuk YOON
-
Publication number: 20160111151Abstract: A resistance variable memory apparatus may include a memory cell array. The resistance variable memory apparatus may include a read/write circuit unit. The read/write circuit unit may be configured for being controlled so that a reference value for the last verification operation has a different level from reference values for verification operations excluding the last verification operation, while a preset number of program and verification (PNV) cycles are performed in response to a write command for the memory cell array.Type: ApplicationFiled: December 16, 2014Publication date: April 21, 2016Inventor: Jung Hyuk YOON
-
Publication number: 20160078908Abstract: A semiconductor memory apparatus includes a command processing block configured to generate a voltage generation start signal, a first write control signal, a second write control signal, a read signal, and an operation signal in response to a first control signal and a second control signal in a write operation, and a memory control block configured to electrically couple a memory block, which stores data, to a sense amplifier or apply a predetermined voltage to the memory block in response to the voltage generation start signal, the first write control signal, the second write control signal, the read signal, and the operation signal.Type: ApplicationFiled: November 23, 2015Publication date: March 17, 2016Inventor: Jung Hyuk YOON
-
Patent number: 9196328Abstract: A semiconductor memory apparatus includes a command processing block configured to generate a voltage generation start signal, a first write control signal, a second write control signal, a read signal, and an operation signal in response to a first control signal and a second control signal in a write operation, and a memory control block configured to electrically couple a memory block, which stores data, to a sense amplifier or apply a predetermined voltage to the memory block in response to the voltage generation start signal, the first write control signal, the second write control signal, the read signal, and the operation signal.Type: GrantFiled: September 10, 2013Date of Patent: November 24, 2015Assignee: SK Hynix Inc.Inventor: Jung Hyuk Yoon
-
Patent number: 9196326Abstract: A semiconductor memory apparatus may include a program voltage generation block configured to generate a program voltage in response to program codes; a precharge voltage generation block configured to generate a precharge voltage in response to the program codes and addresses; and a main bit line configured to be applied with the program voltage and the precharge voltage.Type: GrantFiled: April 10, 2014Date of Patent: November 24, 2015Assignee: SK Hynix Inc.Inventors: Jung Hyuk Yoon, Jung Mi Tak
-
Publication number: 20150179231Abstract: A semiconductor memory apparatus may include a program voltage generation block configured to generate a program voltage in response to program codes; a precharge voltage generation block configured to generate a precharge voltage in response to the program codes and addresses; and a main bit line configured to be applied with the program voltage and the precharge voltage.Type: ApplicationFiled: April 10, 2014Publication date: June 25, 2015Applicant: SK hynix Inc.Inventors: Jung Hyuk YOON, Jung Mi TAK
-
Patent number: 9019783Abstract: Disclosed is a method of controlling a semiconductor memory device including a write driver. A method of controlling a phase change memory device includes turning on switches connected to a global bit line and a local bit line, respectively, enabling a write driver connected to the switches, enabling a word line, and enabling a memory cell to be accessed by the word line, wherein control is performed so that electric charges supplied from the write driver through the switches are charged when the write driver is enabled.Type: GrantFiled: December 19, 2012Date of Patent: April 28, 2015Assignee: SK Hynix Inc.Inventors: Jung Hyuk Yoon, Dong Keun Kim
-
Publication number: 20150058566Abstract: A semiconductor memory apparatus includes a column address decoding unit configured to decode a column address and generate a column select signal; a row address decoding unit configured to decode a row address and generate a word line select signal; a driving driver unit configured to provide different voltages to a plurality of resistive memory elements in response to the column select signal; a sink current control unit configured to generate a plurality of sink voltages with different voltage levels in response to the word line select signal; and a plurality of current sink units configured to flow current from the plurality of respective resistive memory elements to a ground terminal in response to the plurality of sink voltages.Type: ApplicationFiled: November 15, 2013Publication date: February 26, 2015Applicant: SK hynix Inc.Inventors: Jung Hyuk YOON, Yoon Jae SHIN
-
Patent number: 8861286Abstract: A semiconductor device and a method for operating the same are provided relating to a nonvolatile memory device for sensing data using resistance change. The semiconductor device comprises a verification read control unit configured to sequentially output verification read data received from a sense amplifier into a global input/output line in response to a test signal, and a read data latch unit configured to store sequentially the verification read data received from the global input output line in response to a latch enable signal in activation of the test signal.Type: GrantFiled: May 17, 2012Date of Patent: October 14, 2014Assignee: SK Hynix Inc.Inventors: Jung Hyuk Yoon, Dong Keun Kim
-
Publication number: 20140301148Abstract: A semiconductor memory apparatus includes a command processing block configured to generate a voltage generation start signal, a first write control signal, a second write control signal, a read signal, and an operation signal in response to a first control signal and a second control signal in a write operation, and a memory control block configured to electrically couple a memory block, which stores data, to a sense amplifier or apply a predetermined voltage to the memory block in response to the voltage generation start signal, the first write control signal, the second write control signal, the read signal, and the operation signal.Type: ApplicationFiled: September 10, 2013Publication date: October 9, 2014Applicant: SK hynix Inc.Inventor: Jung Hyuk YOON