Patents by Inventor Kaoru Maekawa
Kaoru Maekawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
METHOD FOR FORMING SEMICONDUCTOR PACKAGES USING DIELECTRIC ALIGNMENT MARKS AND LASER LIFTOFF PROCESS
Publication number: 20230343606Abstract: A method for making forming a semiconductor package comprises forming a plurality of alignment marks in or on a carrier substrate; positioning and bonding a plurality of semiconductor dies to the carrier substrate based on the plurality of alignment marks; further processing the plurality of semiconductor dies into a reconstituted wafer; and decoupling the reconstituted wafer from the carrier substrate at an interface using a laser source. The alignment marks are interposed between the interface and the laser source.Type: ApplicationFiled: April 22, 2022Publication date: October 26, 2023Applicant: Tokyo Electron LimitedInventors: Kevin Ryan, Hirokazu Aizawa, Kaoru Maekawa, Satohiko Hoshino, Yoshihiro Tsutsumi -
Publication number: 20230260801Abstract: A method of processing a substrate that includes: etching a recess in the substrate using a metal hard mask (MHM) layer as an etch mask, the substrate including a dielectric layer over a conductive layer the includes a first conductive material, a portion of the MHM layer remaining over top surfaces of the dielectric layer after the etching; depositing a sacrificial fill over the substrate to at least partially fill the recess; removing the remaining portion of the MHM layer to expose the top surfaces while protecting the recess with the sacrificial fill; removing the sacrificial fill from the recess after removing the MHM layer, the removing of the sacrificial fill including exposing a portion of the conductive layer; and depositing a second conductive material to fill the recess, the depositing of the second conductive material providing an electrical connection between the conductive layer and the second conductive material.Type: ApplicationFiled: April 12, 2022Publication date: August 17, 2023Inventors: Angelique Raley, Hirokazu Aizawa, Kaoru Maekawa, Katie Lutker-Lee, Gerrit Leusink
-
Patent number: 11380579Abstract: A self-aligned multiple patterning (SAMP) multi-color spacer patterning process is disclosed for formation of structures on substrates. Trenches and vias may be formed in the process. A trench memorization layer and a via memorization layer may be formed on the substrate. In one embodiment, the trench memorization layer and the via memorization layer are formed between the multi-color spacer patterning structures and a low-k interlayer dielectric layer. The use of the trench memorization layer and the via memorization layer allows the formation of trenches and vias in the low-k interlayer dielectric layer without causing damage to the low-k properties of the low-k interlayer dielectric layer.Type: GrantFiled: May 1, 2020Date of Patent: July 5, 2022Assignee: Tokyo Electron LimitedInventors: Hirokazu Aizawa, Kaoru Maekawa, Akiteru Ko
-
Publication number: 20220199418Abstract: A method for processing a substrate that includes: loading the substrate in a plasma processing chamber; performing a cyclic plasma etch process including a plurality of cycles, where each cycle of the plurality of cycles includes: generating a first plasma from a first gas mixture including a fluorosilane and oxygen; performing a deposition step by exposing the substrate to the first plasma to form a passivation film including silicon and fluorine; generating a second plasma from a second gas mixture including a noble gas; and performing an etch step by exposing the substrate to the second plasma.Type: ApplicationFiled: November 9, 2021Publication date: June 23, 2022Inventors: Du Zhang, Hojin Kim, Shigeru Tahara, Kaoru Maekawa, Mingmei Wang, Jacques Faguet, Remi Dussart, Thomas Tillocher, Philippe Lefaucheux, Gaëlle Antoun
-
Patent number: 11315789Abstract: Described herein is a method of bonding and/or debonding substrates. In one embodiment, at least one of the surfaces of the substrates to be bonded is comprised of an oxide. In one embodiment, the surfaces of both substrates comprise an oxide. A wet etch may then be utilized to debond the substrates by etching away the layers that have been bonded. In one embodiment, a fusion bonding process is utilized to bond two substrates, at least one substrate having a silicon oxide surface. In one exemplary etch, a dilute hydrofluoric (DHF) etch is utilized to etch the bonded silicon oxide surface, allowing for two bonded substrates to be debonded. In another embodiment, the silicon oxide may be a low density silicon oxide. In one embodiment, both substrates may have a surface layer of the low density silicon oxide which may be fusion bonded together.Type: GrantFiled: September 17, 2019Date of Patent: April 26, 2022Assignee: TOKYO ELECTRON LIMITEDInventors: Kiyotaka Imai, Hirokazu Aizawa, Hiroshi Maeda, Kaoru Maekawa, Yuji Mimura, Harunobu Suenaga
-
Publication number: 20220102160Abstract: An etching method includes: a physical adsorption process of physically adsorbing an adsorbate based on a first processing gas on a film to be etched under a condition that the pressure of the first processing gas is smaller than the saturated vapor pressure of the first processing gas with respect to a temperature of an object to be processed while cooling the object to be processed on which the film to be etched is formed; and an etching process of etching the film to be etched by reacting the adsorbate with the film to be etched by a plasma of a second processing gas.Type: ApplicationFiled: December 10, 2021Publication date: March 31, 2022Applicants: Tokyo Electron Limited, UNIVERSITE D'ORLEANSInventors: Shigeru TAHARA, Jacques FAGUET, Kaoru MAEKAWA, Kumiko ONO, Nagisa SATO, Remi DUSSART, Thomas TILLOCHER, Philippe LEFAUCHEUX, Gaëlle ANTOUN
-
Publication number: 20210343586Abstract: A self-aligned multiple patterning (SAMP) multi-color spacer patterning process is disclosed for formation of structures on substrates. Trenches and vias may be formed in the process. A trench memorization layer and a via memorization layer may be formed on the substrate. In one embodiment, the trench memorization layer and the via memorization layer are formed between the multi-color spacer patterning structures and a low-k interlayer dielectric layer. The use of the trench memorization layer and the via memorization layer allows the formation of trenches and vias in the low-k interlayer dielectric layer without causing damage to the low-k properties of the low-k interlayer dielectric layer.Type: ApplicationFiled: May 1, 2020Publication date: November 4, 2021Inventors: Hirokazu Aizawa, Kaoru Maekawa, Akiteru Ko
-
Patent number: 11120999Abstract: A plasma etching method includes a physisorption step for causing an adsorbate that is based on first processing gas to be physisorbed onto a film to be etched, while cooling an object to be processed on which the film to be etched is provided; and an etching step for etching the film to be etched by causing the adsorbate to react with the film to be etched, using the plasma of second processing gas.Type: GrantFiled: December 11, 2018Date of Patent: September 14, 2021Assignees: TOKYO ELECTRON LIMITED, UNIVERSITE D'ORLEANSInventors: Koichi Yatsuda, Kaoru Maekawa, Nagisa Sato, Kumiko Ono, Shigeru Tahara, Jacques Faguet, Remi Dussart, Thomas Tillocher, Philippe Lefaucheux, Gaëlle Antoun
-
Patent number: 10978300Abstract: Embodiments are disclosed that reduce gouging during multi-patterning processes using thermal decomposition materials. For one embodiment, gouging is reduced or suppressed by using thermal decomposition materials as cores during multiple patterning processes. For one embodiment, gouging is reduced or suppressed by using thermal decomposition materials as a gap fill material during multiple patterning processes. By using thermal decomposition material, gouging of an underlying layer, such as a hard mask layer, can be reduced or suppressed for patterned structures being formed using the self-aligned multi-patterning processes because more destructive etch processes, such as plasma etch processes, are not required to remove the thermal decomposition materials.Type: GrantFiled: July 10, 2019Date of Patent: April 13, 2021Assignee: TOKYO ELECTRON LIMITEDInventors: Yuki Kikuchi, Toshiharu Wada, Kaoru Maekawa, Akiteru Ko
-
Patent number: 10950442Abstract: Embodiments are disclosed that improve etch uniformity during multi-patterning processes for the manufacture of microelectronic workpieces by reshaping spacers using thermal decomposition materials as a protective layer. Because the thermal decomposition material can be removed through thermal treatment processes without requiring etch processes, spacers can be reshaped with no spacer profile change or damage while suppressing undesired gouging differences in underlying layers and related degradation in etch uniformity.Type: GrantFiled: July 2, 2019Date of Patent: March 16, 2021Assignee: TOKYO ELECTRON LIMITEDInventors: Yuki Kikuchi, Toshiharu Wada, Kaoru Maekawa, Akiteru Ko
-
Patent number: 10916428Abstract: A process is provided in which a patterned layer, an intervening layer and a first layer to be etched according to the pattern of the patterned layer are formed. The intervening layer may be a thermal decomposition layer that may be removed by a heat based removal process. After etching the first layer, the use of a heat based removal process may allow the intervening layer to be removed from the substrate without altering the first layer. In one embodiment, the first layer may be a memorization layer and the process may be a multiple patterning process.Type: GrantFiled: March 1, 2019Date of Patent: February 9, 2021Assignee: TOKYO ELECTRON LIMITEDInventors: Yuki Kikuchi, Toshiharu Wada, Kaoru Maekawa, Akiteru Ko
-
Patent number: 10886176Abstract: Self-aligned interconnect patterning for back-end-of-line (BEOL) structures is described. A method of fabricating an interconnect structure for an integrated circuit includes depositing a first metal layer on an initial interconnect structure, forming a patterned spacer layer containing recessed features on the first metal layer, and etching a self-aligned via in the first metal layer and into the initial interconnect structure using a recessed feature in the patterned spacer layer as a mask. The method further includes filling the via in the first metal layer and the recessed features in the patterned spacer layer with a second metal layer, removing the patterned spacer layer, and etching a recessed feature in the first metal layer using the second metal layer as a mask.Type: GrantFiled: April 3, 2019Date of Patent: January 5, 2021Assignee: Tokyo Electron LimitedInventors: Yuki Kikuchi, Kaoru Maekawa
-
Patent number: 10861739Abstract: A process is provided in which low-k layers are protected from damage by the use of thermal decomposition materials. In one embodiment, the low-k layers may be low-k dielectric layers utilized in BEOL process steps. The thermal decomposition materials may be utilized to replace organic layers that typically require ashing processes to remove. By removing the need for certain ashing steps, the exposure of the low-k dielectric layer to ashing processes may be lessened. In another embodiment, the low-k layers may be protected by plugging openings in the low-k layer with the thermal decomposition material before a subsequent process step that may damage the low-k layer is performed. The thermal decomposition materials may be removed by a thermal anneal process step that does not damage the low-k layers.Type: GrantFiled: June 13, 2019Date of Patent: December 8, 2020Assignee: TOKYO ELECTRON LIMITEDInventors: Yuki Kikuchi, Toshiharu Wada, Kaoru Maekawa, Akiteru Ko
-
Patent number: 10861744Abstract: A method of processing materials on a semiconductor workpiece using an integrated sequence of processing steps executed on a common manufacturing platform hosting a plurality of processing modules including one or more film-forming modules, one or more etching modules, and one or more transfer modules is provided. A workpiece having an upper planar surface is received into the common manufacturing platform. The method further includes conformally applying a thin film over the feature pattern using one of the film-forming modules, removing the thin film from upper surfaces of the feature pattern using one of the etching modules to leave behind the thin film in the recessed feature, and removing the fill material from the upper planar surface of the workpiece. The integrated sequence of processing steps is executed in a controlled environment within the common manufacturing platform and without leaving the controlled environment.Type: GrantFiled: March 18, 2019Date of Patent: December 8, 2020Assignee: Tokyo Electron LimitedInventors: Ying Trickett, Kai-Hung Yu, Nicholas Joy, Kaoru Maekawa, Robert Clark
-
Publication number: 20200381264Abstract: A plasma etching method includes a physisorption step for causing an adsorbate that is based on first processing gas to be physisorbed onto a film to be etched, while cooling an object to be processed on which the film to be etched is provided; and an etching step for etching the film to be etched by causing the adsorbate to react with the film to be etched, using the plasma of second processing gas.Type: ApplicationFiled: December 11, 2018Publication date: December 3, 2020Applicants: TOKYO ELECTRON LIMITED, UNIVERSITE D'ORLEANSInventors: Koichi YATSUDA, Kaoru MAEKAWA, Nagisa SATO, Kumiko ONO, Shigeru TAHARA, Jacques FAGUET, Remi DUSSART, Thomas TILLOCHER, Philippe LEFAUCHEUX, Gaëlle ANTOUN
-
Publication number: 20200343092Abstract: Described herein is a method of bonding and/or debonding substrates. In one embodiment, at least one of the surfaces of the substrates to be bonded is comprised of an oxide. In one embodiment, the surfaces of both substrates comprise an oxide. A wet etch may then be utilized to debond the substrates by etching away the layers that have been bonded. In one embodiment, a fusion bonding process is utilized to bond two substrates, at least one substrate having a silicon oxide surface. In one exemplary etch, a dilute hydrofluoric (DHF) etch is utilized to etch the bonded silicon oxide surface, allowing for two bonded substrates to be debonded. In another embodiment, the silicon oxide may be a low density silicon oxide. In one embodiment, both substrates may have a surface layer of the low density silicon oxide which may be fusion bonded together.Type: ApplicationFiled: September 17, 2019Publication date: October 29, 2020Inventors: Kiyotaka Imai, Hirokazu Aizawa, Hiroshi Maeda, Kaoru Maekawa, Yuji Mimura, Harunobu Suenaga
-
Publication number: 20200303253Abstract: Embodiments of systems and methods for semiconductor back end of line (BEOL) interconnect using multiple materials in a fully self-aligned via (FSAV) process. In an embodiment, a method includes receiving a substrate with a patterned structure formed on a surface of the substrate. A method may also include depositing a first interconnect material in a first region of the patterned structure. Such methods may also include depositing a second interconnect material in a second region of the patterned structure, wherein the first interconnect material is different from the second interconnect material, and wherein the first region and the second region include a common layer of the patterned structures.Type: ApplicationFiled: March 18, 2019Publication date: September 24, 2020Inventors: Hirokazu Aizawa, Kaoru Maekawa
-
Patent number: 10777456Abstract: Embodiments of systems and methods for semiconductor back end of line (BEOL) interconnect using multiple materials in a fully self-aligned via (FSAV) process. In an embodiment, a method includes receiving a substrate with a patterned structure formed on a surface of the substrate. A method may also include depositing a first interconnect material in a first region of the patterned structure. Such methods may also include depositing a second interconnect material in a second region of the patterned structure, wherein the first interconnect material is different from the second interconnect material, and wherein the first region and the second region include a common layer of the patterned structures.Type: GrantFiled: March 18, 2019Date of Patent: September 15, 2020Assignee: Tokyo Electron LimitedInventors: Hirokazu Aizawa, Kaoru Maekawa
-
Patent number: 10580691Abstract: A substrate processing method is provided for metal filling of recessed features in a substrate. According to one embodiment, the method includes providing a substrate containing horizontally spaced nested and isolated recessed features, filling the nested and isolated recessed features with a blocking material, and performing in any order: a) sequentially first, removing the blocking material from the nested recessed features, and second, filling the nested recessed features with a first metal, and b) sequentially first, removing the blocking material from the isolated recessed features, and second, filling the isolated recessed features with a second metal that is different from the first metal. According to one embodiment, the first metal may include Ru metal and the second metal may include Cu metal. According to one embodiment, a microelectronic device containing metal filled recessed features is provided.Type: GrantFiled: June 6, 2018Date of Patent: March 3, 2020Assignee: Tokyo Electron LimitedInventors: Soo Doo Chae, Kaoru Maekawa, Jeffrey Smith, Nicholas Joy, Gerrit J. Leusink, Kai-Hung Yu
-
Publication number: 20200020523Abstract: Embodiments are disclosed that reduce gouging during multi-patterning processes using thermal decomposition materials. For one embodiment, gouging is reduced or suppressed by using thermal decomposition materials as cores during multiple patterning processes. For one embodiment, gouging is reduced or suppressed by using thermal decomposition materials as a gap fill material during multiple patterning processes. By using thermal decomposition material, gouging of an underlying layer, such as a hard mask layer, can be reduced or suppressed for patterned structures being formed using the self-aligned multi-patterning processes because more destructive etch processes, such as plasma etch processes, are not required to remove the thermal decomposition materials.Type: ApplicationFiled: July 10, 2019Publication date: January 16, 2020Inventors: Yuki Kikuchi, Toshiharu Wada, Kaoru Maekawa, Akiteru Ko