Patents by Inventor Keisuke Kikutani
Keisuke Kikutani has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9853050Abstract: According to an embodiment, a semiconductor memory device includes a substrate, at least one stacked body, and a first insulating film. The stacked body includes a first end portion positioned at an end in at least one of a first direction and a second direction that crosses the first direction along a surface of the substrate, the plurality of electrode layers being formed into stairs in the first end portion, each of the plurality of electrode layers having a step in the first end portion. The first insulating film is provided on the substrate and includes first and second surfaces, the first and second surfaces surrounding the first end portion, the first surface being crossing a direction that the steps are formed, the second surface being positioned along the direction that the steps are formed.Type: GrantFiled: August 22, 2016Date of Patent: December 26, 2017Assignee: TOSHIBA MEMORY CORPORATIONInventor: Keisuke Kikutani
-
Patent number: 9847342Abstract: A semiconductor memory device includes a first structural body, a second structural body and interconnections. The first and the second structural bodies are separated in a first direction and extend in a second direction. The interconnections are provided between the first structural body and the second structural body, extend in the second direction, and are separated from each other along a third direction. The first and the second structural bodies each includes an insulating member, a column-shaped body and an insulating film. The insulating member and the column-shaped body are disposed in an alternating manner along the second direction and extend in the third direction. The insulating members of the first and second structural bodies make contact with the interconnections.Type: GrantFiled: September 16, 2016Date of Patent: December 19, 2017Assignee: TOSHIBA MEMORY CORPORATIONInventors: Satoshi Nagashima, Katsumi Yamamoto, Kohei Sakaike, Tatsuya Kato, Keisuke Kikutani, Fumitaka Arai, Atsushi Murakoshi, Shunichi Takeuchi, Katsuyuki Sekine
-
Patent number: 9837434Abstract: A semiconductor memory device according to one embodiment, includes a first electrode film, a plurality of semiconductor members, and a charge storage member. The first electrode film includes three or more first portions and a second portion connecting the first portions to each other. The first portions extend in a first direction and are arranged along a second direction that intersects with the first direction. The plurality of semiconductor members are arranged along the first direction between the first portions and extending in a third direction. The third direction intersects with a plane containing the first direction and the second direction. The charge storage member is disposed between each of the semiconductor members and each of the first portions. The second portion is disposed between the semiconductor members.Type: GrantFiled: September 16, 2016Date of Patent: December 5, 2017Assignee: TOSHIBA MEMORY CORPORATIONInventors: Koichi Sakata, Yuta Watanabe, Keisuke Kikutani, Satoshi Nagashima, Fumitaka Arai, Toshiyuki Iwamoto
-
Publication number: 20170271348Abstract: A semiconductor memory device includes a semiconductor substrate, a first insulating film provided on the semiconductor substrate, a first conductive film provided on a first region of the first insulating film, a second conductive film provided on a second region of the first insulating film, a first stacked body provided on the first conductive film, a second stacked body provided on the second conductive film, a first semiconductor pillar, and two conductive pillars. In the first stacked body, a second insulating film and an electrode film are stacked alternately. In the second stacked body, a third insulating film and a first film are stacked alternately. The two conductive pillars extend in the first direction through the second stacked body, are separated from the second conductive film, sandwich the second conductive film, and are connected at a bottom ends of the second conductive pillars to the semiconductor substrate.Type: ApplicationFiled: September 16, 2016Publication date: September 21, 2017Applicant: Kabushiki Kaisha ToshibaInventors: Fumitaka ARAI, Tatsuya KATO, Satoshi NAGASHIMA, Katsuyuki SEKINE, Yuta WATANABE, Keisuke KIKUTANI, Atsushi MURAKOSHI
-
Publication number: 20170263625Abstract: According to an embodiment, a semiconductor memory device includes a substrate, at least one stacked body, and a first insulating film. The stacked body includes a first end portion positioned at an end in at least one of a first direction and a second direction that crosses the first direction along a surface of the substrate, the plurality of electrode layers being formed into stairs in the first end portion, each of the plurality of electrode layers having a step in the first end portion. The first insulating film is provided on the substrate and includes first and second surfaces, the first and second surfaces surrounding the first end portion, the first surface being crossing a direction that the steps are formed, the second surface being positioned along the direction that the steps are formed.Type: ApplicationFiled: August 22, 2016Publication date: September 14, 2017Applicant: Kabushiki Kaisha ToshibaInventor: Keisuke KIKUTANI
-
Patent number: 9735167Abstract: A semiconductor memory device according to one embodiment, includes a plurality of first interconnects extending in a first direction and arrayed along a second direction crossing the first direction, a plurality of semiconductor pillars arrayed in a row along the first direction in each of spaces among the first interconnects and extending in a third direction crossing the first direction and the second direction, a first electrode disposed between one of the semiconductor pillars and one of the first interconnects, a first insulating film disposed between the first electrode and one of the first interconnects, a first insulating member disposed between the semiconductor pillars in the first direction and extending in the third direction and opposed the first interconnects not via the first insulating film.Type: GrantFiled: August 31, 2015Date of Patent: August 15, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Tatsuya Kato, Fumitaka Arai, Satoshi Nagashima, Katsuyuki Sekine, Yuta Watanabe, Keisuke Kikutani, Atsushi Murakoshi
-
Patent number: 9620515Abstract: According to one embodiment, a semiconductor memory device includes a semiconductor pillar extending in a first direction in a first region. The semiconductor memory device also includes a first electrode film provided on a side of the semiconductor pillar and extending in a second direction different from the first direction in the first region and in a second region adjacent to the first region in the second direction. The semiconductor memory device also includes a second electrode film provided between the semiconductor pillar and the first electrode film in the first region. Film thickness in the first direction of the first electrode film in the first region is smaller than film thickness in the first direction of the first electrode film in the second region.Type: GrantFiled: August 6, 2015Date of Patent: April 11, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Satoshi Nagashima, Tatsuya Kato, Keisuke Kikutani
-
Patent number: 9583360Abstract: In one embodiment, a substrate processing apparatus, includes: a chamber; a first electrode disposed in the chamber; a second electrode disposed in the chamber to face the first electrode, and to hold a substrate; an RF power supply to apply an RF voltage with a frequency of 50 MHz or more to the second electrode; and a pulse power supply to repeatedly apply a voltage waveform including a negative voltage pulse and a positive voltage pulse of which delay time from the negative voltage pulse is 50 nano-seconds or less to the second electrode while superposing on the RF voltage.Type: GrantFiled: March 20, 2012Date of Patent: February 28, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Akio Ui, Hisataka Hayashi, Keisuke Kikutani
-
Publication number: 20170012050Abstract: A semiconductor memory device according to one embodiment, includes a plurality of first interconnects extending in a first direction and arrayed along a second direction crossing the first direction, a plurality of semiconductor pillars arrayed in a row along the first direction in each of spaces among the first interconnects and extending in a third direction crossing the first direction and the second direction, a first electrode disposed between one of the semiconductor pillars and one of the first interconnects, a first insulating film disposed between the first electrode and one of the first interconnects, a first insulating member disposed between the semiconductor pillars in the first direction and extending in the third direction and opposed the first interconnects not via the first insulating film.Type: ApplicationFiled: August 31, 2015Publication date: January 12, 2017Applicant: Kabushiki Kaisha ToshibaInventors: Tatsuya KATO, Fumitaka ARAI, Satoshi NAGASHIMA, Katsuyuki SEKINE, Yuta WATANABE, Keisuke KIKUTANI, Atsushi MURAKOSHI
-
Publication number: 20160336336Abstract: According to one embodiment, a semiconductor memory device includes a semiconductor pillar extending in a first direction in a first region. The semiconductor memory device also includes a first electrode film provided on a side of the semiconductor pillar and extending in a second direction different from the first direction in the first region and in a second region adjacent to the first region in the second direction. The semiconductor memory device also includes a second electrode film provided between the semiconductor pillar and the first electrode film in the first region. Film thickness in the first direction of the first electrode film in the first region is smaller than film thickness in the first direction of the first electrode film in the second region.Type: ApplicationFiled: August 6, 2015Publication date: November 17, 2016Applicant: Kabushiki Kaisha ToshibaInventors: Satoshi NAGASHIMA, Tatsuya KATO, Keisuke KIKUTANI
-
Patent number: 9431412Abstract: According to one embodiment, a semiconductor memory device includes a first array extending in a first direction, a second array extending in the first direction, and a second electrode film. The second array is arranged with the first array in a second direction crossing the first direction. The second electrode film provided between the first array and the second array. The second electrode film extends in the first direction. Each of the first array and the second array include a first structure, a second structure arranged in the first direction, a fourth insulating film provided between the first structure and the second structure, and a third insulating film provided between the first structure and the second electrode film, provided also between the first structure and the fourth insulating film.Type: GrantFiled: September 8, 2015Date of Patent: August 30, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Tatsuya Kato, Fumitaka Arai, Satoshi Nagashima, Katsuyuki Sekine, Yuta Watanabe, Keisuke Kikutani, Atsushi Murakoshi
-
Patent number: 9373523Abstract: A semiconductor device manufacturing method includes performing reactive ion etching of the film containing a metal disposed on the bottom of the first groove and the film containing a metal disposed on the bottom of the second groove under a same condition in a state where the substrate is heated to the target temperature.Type: GrantFiled: February 9, 2015Date of Patent: June 21, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Keisuke Kikutani, Tsubasa Imamura
-
Publication number: 20160071739Abstract: A semiconductor device manufacturing method includes performing reactive ion etching of the film containing a metal disposed on the bottom of the first groove and the film containing a metal disposed on the bottom of the second groove under a same condition in a state where the substrate is heated to the target temperature.Type: ApplicationFiled: February 9, 2015Publication date: March 10, 2016Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Keisuke KIKUTANI, Tsubasa Imamura
-
Publication number: 20150262832Abstract: In accordance with an embodiment, a manufacturing method of a semiconductor device includes manufacturing a mask pattern and forming an interconnection using the mask pattern. The manufacturing the mask pattern includes forming a first pattern of a first material, depositing a second material over the first pattern, forming a first sidewall film on sidewalls of the first pattern by a first etchback, depositing a third material over the first sidewall film, forming a second sidewall film on sidewalls of the first sidewall film by a second etchback, adjusting the first pattern and second sidewall film so as to have the same height, and selectively removing the first sidewall film. The first pattern has a line width of a first width equal to the thicknesses of the first and second sidewall films. The mask pattern includes a line-and-space having a line width and a space equal to the first width, respectively.Type: ApplicationFiled: September 8, 2014Publication date: September 17, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Keisuke KIKUTANI, Yuta WATANABE, Kazunori NISHIKAWA
-
Patent number: 8975178Abstract: According to one embodiment, a method of manufacturing a device, includes forming a first core including a line portion extending between first and second regions and having a first width and a fringe having a dimension larger than the first width, forming a mask on the fringe and on a first sidewall on the first core, removing the first core so that a remaining portion having a dimension larger than the first width is formed below the mask, forming a second sidewall on a pattern corresponding the first sidewall and the remaining portion, the second sidewall having a second width less than the first width and facing a first interval less than the first width in the first region and facing a second interval larger than the first interval in the second region.Type: GrantFiled: September 4, 2012Date of Patent: March 10, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Keisuke Kikutani, Satoshi Nagashima, Hidefumi Mukai, Takehiro Kondoh, Hisataka Meguro
-
Patent number: 8785327Abstract: According to one embodiment, a method of manufacturing a semiconductor device, includes forming first layer on first and second regions in substrate, first layer having first width in first region and having larger dimension than first width in second region, forming first sidewall on first layer, forming second layer covering first sidewall in the second region and forming third layer having second width smaller than first width on the side face of first sidewall having second width after removing first layer, forming second and third sidewalls having second width so that second and third sidewalls is adjacent to first sidewall across third layer by second width in first region and across second and third layers by second interval larger than second width in the second region.Type: GrantFiled: September 5, 2012Date of Patent: July 22, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Keisuke Kikutani
-
Publication number: 20130237051Abstract: According to one embodiment, a method of manufacturing a device, includes forming a first core including a line portion extending between first and second regions and having a first width and a fringe having a dimension larger than the first width, forming a mask on the fringe and on a first sidewall on the first core, removing the first core so that a remaining portion having a dimension larger than the first width is formed below the mask, forming a second sidewall on a pattern corresponding the first sidewall and the remaining portion, the second sidewall having a second width less than the first width and facing a first interval less than the first width in the first region and facing a second interval larger than the first interval in the second region.Type: ApplicationFiled: September 4, 2012Publication date: September 12, 2013Inventors: Keisuke KIKUTANI, Satoshi NAGASHIMA, Hidefumi MUKAI, Takehiro KONDOH, Hisataka MEGURO
-
Publication number: 20130237050Abstract: According to one embodiment, a method of manufacturing a semiconductor device, includes forming first layer on first and second regions in substrate, first layer having first width in first region and having larger dimension than first width in second region, forming first sidewall on first layer, forming second layer covering first sidewall in the second region and forming third layer having second width smaller than first width on the side face of first sidewall having second width after removing first layer, forming second and third sidewalls having second width so that second and third sidewalls is adjacent to first sidewall across third layer by second width in first region and across second and third layers by second interval larger than second width in the second region.Type: ApplicationFiled: September 5, 2012Publication date: September 12, 2013Inventor: Keisuke KIKUTANI
-
Patent number: 8329385Abstract: A method of manufacturing a semiconductor device according to one embodiment, includes: forming a first mask material film on a workpiece film formed on a semiconductor substrate; forming a resist pattern on the first mask material film; forming a second mask material film having a desired film thickness on the first mask material film so as to cover the resist pattern; carrying out etchback of the second mask material film so as to expose the resist pattern and the first mask material film; processing the resist pattern and the first mask material film simultaneously which are exposed, while leaving the second mask material film of which etchback is carried out; and processing the workpiece film which exposes under the first mask material film.Type: GrantFiled: June 10, 2009Date of Patent: December 11, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Eishi Shiobara, Keisuke Kikutani, Kazuyuki Yahiro, Kentaro Matsunaga, Tomoya Oori
-
Publication number: 20120228263Abstract: In one embodiment, a substrate processing apparatus, includes: a chamber; a first electrode disposed in the chamber; a second electrode disposed in the chamber to face the first electrode, and to hold a substrate; an RF power supply to apply an RF voltage with a frequency of 50 MHz or more to the second electrode; and a pulse power supply to repeatedly apply a voltage waveform including a negative voltage pulse and a positive voltage pulse of which delay time from the negative voltage pulse is 50 nano-seconds or less to the second electrode while superposing on the RF voltage.Type: ApplicationFiled: March 20, 2012Publication date: September 13, 2012Inventors: Akio UI, Hisataka Hayashi, Keisuke Kikutani