Patents by Inventor Kenji Yoshinaga
Kenji Yoshinaga has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10943194Abstract: A computer-implemented system and method for obtaining product related information. Information related to a product obtained from a plurality of different sources is transformed into processed product data with a plurality of levels. Callouts and contexts are identified in the processed product data. A product-to-chemical continuum is generated by creating callout-context pathway segments between the plurality of levels of the processed product data based on the callouts and contexts identified. A query request for product information is transformed into a set of context search parameters, which is used to traverse the product-to-chemical continuum through the callout-context pathway segments that span the plurality of levels. The product information that matches the set of context search parameters is extracted from the product-to-chemical continuum. The callout-context pathway segments reduce processing resources and time needed to obtain the product information.Type: GrantFiled: September 5, 2014Date of Patent: March 9, 2021Assignee: The Boeing CompanyInventors: Jay Kenji Yoshinaga, Frank Samuel Holman, III, Mark Arnold Dahl, John Michael Caddick, Philip Won Jin Chung, Fred Milton Cruz, Brian Byungkyu Kim, Elizabeth Thelma Montague, Michael Mark Scheiern, Patric Roy Gillies, John Terry Monahan, Richard Loran Williams
-
Patent number: 10747775Abstract: A technique is provided that reduces the number of used entries in a CAM required to store a rule. A data conversion device generates entry data which is to be compared with a search key and is stored in an associative memory that can hold three or more values. The data conversion device includes a conversion circuit for extracting a plurality of character strings from an inputted rule in accordance with a regular expression based on the regular expression and converting first and second character strings included in the character strings, respectively, into first and second bit data different from each other, and an encode circuit that compares the first bit data and the second bit data for each bit and generates entry data where each mismatch bit among a plurality of bits included in the first bit data is converted into “Don't Care” value based on a comparison result.Type: GrantFiled: June 22, 2017Date of Patent: August 18, 2020Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Kenji Yoshinaga
-
Patent number: 10121541Abstract: The present invention makes it possible to form a circuit configuration that is capable of executing a keyword search at an increased speed while suppressing an increase in the memory capacity of a content-addressable memory. A semiconductor device according to an aspect of the present invention searches an input data string for a predesignated keyword, and includes a first content-addressable memory that stores a partial keyword corresponding to a predetermined number of data beginning with the first data of the keyword, a second content-addressable memory that stores the entirety of the keyword, and a control circuit that is coupled to the first content-addressable memory and to the second content-addressable memory. When a portion matching the partial keyword is detected in the input data string by a search in the first content-addressable memory, the second content-addressable memory executes a search on search data extracted from the input data string.Type: GrantFiled: August 4, 2016Date of Patent: November 6, 2018Assignee: Renesas Electronics CorporationInventors: Futoshi Igaue, Kenji Yoshinaga, Naoya Watanabe, Mihoko Akiyama
-
Publication number: 20180046689Abstract: A technique is provided that reduces the number of used entries in a CAM required to store a rule. A data conversion device generates entry data which is to be compared with a search key and is stored in an associative memory that can hold three or more values. The data conversion device includes a conversion circuit for extracting a plurality of character strings from an inputted rule in accordance with a regular expression based on the regular expression and converting first and second character strings included in the character strings, respectively, into first and second bit data different from each other, and an encode circuit that compares the first bit data and the second bit data for each bit and generates entry data where each mismatch bit among a plurality of bits included in the first bit data is converted into “Don't Care” value based on a comparison result.Type: ApplicationFiled: June 22, 2017Publication date: February 15, 2018Applicant: Renesas Electronics CorporationInventor: Kenji YOSHINAGA
-
Patent number: 9620214Abstract: An entry including multiple bits of unit cells each storing data bit is coupled to a match line. The match line is supplied with a charging current having a restricted current value smaller than a match line current flowing in a one-bit miss state in one entry, but larger than a match line current flowing in an all-bit match state in one entry. A precharge voltage level of a match line is restricted to a voltage level of half a power supply voltage or smaller. Power consumption in a search cycle of a content addressable memory can be reduced, and a search operation speed can be increased.Type: GrantFiled: April 20, 2015Date of Patent: April 11, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Naoya Watanabe, Isamu Hayashi, Teruhiko Amano, Fukashi Morishita, Kenji Yoshinaga, Mihoko Akiyama, Shinya Miyazaki, Masakazu Ishibashi, Katsumi Dosaka
-
Publication number: 20170060438Abstract: The present invention makes it possible to form a circuit configuration that is capable of executing a keyword search at an increased speed while suppressing an increase in the memory capacity of a content-addressable memory. A semiconductor device according to an aspect of the present invention searches an input data string for a predesignated keyword, and includes a first content-addressable memory that stores a partial keyword corresponding to a predetermined number of data beginning with the first data of the keyword, a second content-addressable memory that stores the entirety of the keyword, and a control circuit that is coupled to the first content-addressable memory and to the second content-addressable memory. When a portion matching the partial keyword is detected in the input data string by a search in the first content-addressable memory, the second content-addressable memory executes a search on search data extracted from the input data string.Type: ApplicationFiled: August 4, 2016Publication date: March 2, 2017Inventors: Futoshi IGAUE, Kenji YOSHINAGA, Naoya WATANABE, Mihoko AKIYAMA
-
Patent number: 9389661Abstract: An electronic device includes a first supply target unit that accepts supply of power from an external power supply, a second supply target unit that accepts supply of power from a battery, a main body, and a controller, wherein the controller starts to accept supply of power from both the external power supply and the battery and starts to output, to the main body, a voltage of the power supplied from both the external power supply and the battery in a case where a predetermined time has elapsed since start of a predetermined operation of the main body while a voltage of power accepted from the external power supply has been output to the main body.Type: GrantFiled: March 25, 2014Date of Patent: July 12, 2016Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventor: Kenji Yoshinaga
-
Publication number: 20150228341Abstract: An entry including multiple bits of unit cells each storing data bit is coupled to a match line. The match line is supplied with a charging current having a restricted current value smaller than a match line current flowing in a one-bit miss state in one entry, but larger than a match line current flowing in an all-bit match state in one entry. A precharge voltage level of a match line is restricted to a voltage level of half a power supply voltage or smaller. Power consumption in a search cycle of a content addressable memory can be reduced, and a search operation speed can be increased.Type: ApplicationFiled: April 20, 2015Publication date: August 13, 2015Inventors: Naoya WATANABE, Isamu HAYASHI, Teruhiko AMANO, Fukashi MORISHITA, Kenji YOSHINAGA, Mihoko AKIYAMA, Shinya MIYAZAKI, Masakazu ISHIBASHI, Katsumi DOSAKA
-
Patent number: 9042148Abstract: An entry including multiple bits of unit cells each storing data bit is coupled to a match line. The match line is supplied with a charging current having a restricted current value smaller than a match line current flowing in a one-bit miss state in one entry, but larger than a match line current flowing in an all-bit match state in one entry. A precharge voltage level of a match line is restricted to a voltage level of half a power supply voltage or smaller. Power consumption in a search cycle of a content addressable memory can be reduced, and a search operation speed can be increased.Type: GrantFiled: January 9, 2014Date of Patent: May 26, 2015Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Naoya Watanabe, Isamu Hayashi, Teruhiko Amano, Fukashi Morishita, Kenji Yoshinaga, Mihoko Akiyama, Shinya Miyazaki, Masakazu Ishibashi, Katsumi Dosaka
-
Publication number: 20150120363Abstract: A computer-implemented system and method for obtaining product related information. Information related to a product obtained from a plurality of different sources is transformed into processed product data with a plurality of levels. Callouts and contexts are identified in the processed product data. A product-to-chemical continuum is generated by creating callout-context pathway segments between the plurality of levels of the processed product data based on the callouts and contexts identified. A query request for product information is transformed into a set of context search parameters, which is used to traverse the product-to-chemical continuum through the callout-context pathway segments that span the plurality of levels. The product information that matches the set of context search parameters is extracted from the product-to-chemical continuum. The callout-context pathway segments reduce processing resources and time needed to obtain the product information.Type: ApplicationFiled: September 5, 2014Publication date: April 30, 2015Inventors: Jay Kenji Yoshinaga, Frank Samuel Holman, III, Mark Arnold Dahl, John Michael Caddick, Philip Won Jin Chung, Fred Milton Cruz, Brian Byungkyu Kim, Elizabeth Thelma Montague, Michael Mark Scheiern, Patric Roy Gillies, John Terry Monahan
-
Publication number: 20140298048Abstract: An electronic device includes a first supply target unit that accepts supply of power from an external power supply, a second supply target unit that accepts supply of power from a battery, a main body, and a controller, wherein the controller starts to accept supply of power from both the external power supply and the battery and starts to output, to the main body, a voltage of the power supplied from both the external power supply and the battery in a case where a predetermined time has elapsed since start of a predetermined operation of the main body while a voltage of power accepted from the external power supply has been output to the main body.Type: ApplicationFiled: March 25, 2014Publication date: October 2, 2014Applicant: PANASONIC CORPORATIONInventor: Kenji YOSHINAGA
-
Publication number: 20140126264Abstract: An entry including multiple bits of unit cells each storing data bit is coupled to a match line. The match line is supplied with a charging current having a restricted current value smaller than a match line current flowing in a one-bit miss state in one entry, but larger than a match line current flowing in an all-bit match state in one entry. A precharge voltage level of a match line is restricted to a voltage level of half a power supply voltage or smaller. Power consumption in a search cycle of a content addressable memory can be reduced, and a search operation speed can be increased.Type: ApplicationFiled: January 9, 2014Publication date: May 8, 2014Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Naoya WATANABE, Isamu Hayashi, Teruhiko Amano, Fukashi Morishita, Kenji Yoshinaga, Mihoko Akiyama, Shinya Miyazaki, Masakazu Ishibashi, Katsumi Dosaka
-
Patent number: 8638583Abstract: An entry including multiple bits of unit cells each storing data bit is coupled to a match line. The match line is supplied with a charging current having a restricted current value smaller than a match line current flowing in a one-bit miss state in one entry, but larger than a match line current flowing in an all-bit match state in one entry. A precharge voltage level of a match line is restricted to a voltage level of half a power supply voltage or smaller. Power consumption in a search cycle of a content addressable memory can be reduced, and a search operation speed can be increased.Type: GrantFiled: September 15, 2012Date of Patent: January 28, 2014Assignee: Renesas Electronics CorporationInventors: Naoya Watanabe, Isamu Hayashi, Teruhiko Amano, Fukashi Morishita, Kenji Yoshinaga, Mihoko Akiyama, Shinya Miyazaki, Masakazu Ishibashi, Katsumi Dosaka
-
Patent number: 8599639Abstract: A semiconductor integrated circuit device has a negative voltage generation circuit provided at each power supply circuit unit for six memory macros. Therefore, the response with respect to variation in a negative voltage is increased. In a standby mode, a negative voltage supply line for the six memory macros is connected by a switch circuit, and only a negative voltage generation circuit of one power supply circuit unit among six negative voltage generation circuits of the six power supply circuit units is rendered active. Thus, increase in standby current can be prevented.Type: GrantFiled: May 22, 2013Date of Patent: December 3, 2013Assignee: Renesas Electronics CorporationInventors: Mihoko Akiyama, Futoshi Igaue, Kenji Yoshinaga, Masashi Matsumura, Fukashi Morishita
-
Publication number: 20130249624Abstract: A semiconductor integrated circuit device has a negative voltage generation circuit provided at each power supply circuit unit for six memory macros. Therefore, the response with respect to variation in a negative voltage is increased. In a standby mode, a negative voltage supply line for the six memory macros is connected by a switch circuit, and only a negative voltage generation circuit of one power supply circuit unit among six negative voltage generation circuits of the six power supply circuit units is rendered active. Thus, increase in standby current can be prevented.Type: ApplicationFiled: May 22, 2013Publication date: September 26, 2013Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Mihoko AKIYAMA, Futoshi IGAUE, Kenji YOSHINAGA, Masashi MATSUMURA, Fukashi MORISHITA
-
Patent number: 8451678Abstract: A semiconductor integrated circuit device has a negative voltage generation circuit provided at each power supply circuit unit for six memory macros. Therefore, the response with respect to variation in a negative voltage is increased. In a standby mode, a negative voltage supply line for the six memory macros is connected by a switch circuit, and only a negative voltage generation circuit of one power supply circuit unit among six negative voltage generation circuits of the six power supply circuit units is rendered active. Thus, increase in standby current can be prevented.Type: GrantFiled: April 5, 2011Date of Patent: May 28, 2013Assignee: Renesas Electronics CorporationInventors: Mihoko Akiyama, Futoshi Igaue, Kenji Yoshinaga, Masashi Matsumura, Fukashi Morishita
-
Publication number: 20130010513Abstract: An entry including multiple bits of unit cells each storing data bit is coupled to a match line. The match line is supplied with a charging current having a restricted current value smaller than a match line current flowing in a one-bit miss state in one entry, but larger than a match line current flowing in an all-bit match state in one entry. A precharge voltage level of a match line is restricted to a voltage level of half a power supply voltage or smaller. Power consumption in a search cycle of a content addressable memory can be reduced, and a search operation speed can be increased.Type: ApplicationFiled: September 15, 2012Publication date: January 10, 2013Inventors: Naoya WATANABE, Isamu Hayashi, Teruhiko Amano, Fukashi Morishita, Kenji Yoshinaga, Mihoko Akiyama, Shinya Miyazaki, Masakazu Ishibashi, Katsumi Dosaka
-
Patent number: 8310852Abstract: An entry including multiple bits of unit cells each storing data bit is coupled to a match line. The match line is supplied with a charging current having a restricted current value smaller than a match line current flowing in a one-bit miss state in one entry, but larger than a match line current flowing in an all-bit match state in one entry. A precharge voltage level of a match line is restricted to a voltage level of half a power supply voltage or smaller. Power consumption in a search cycle of a content addressable memory can be reduced, and a search operation speed can be increased.Type: GrantFiled: March 13, 2012Date of Patent: November 13, 2012Assignee: Renesas Electronics CorporationInventors: Naoya Watanabe, Isamu Hayashi, Teruhiko Amano, Fukashi Morishita, Kenji Yoshinaga, Mihoko Akiyama, Shinya Miyazaki, Masakazu Ishibashi, Katsumi Dosaka
-
Publication number: 20120170344Abstract: An entry including multiple bits of unit cells each storing data bit is coupled to a match line. The match line is supplied with a charging current having a restricted current value smaller than a match line current flowing in a one-bit miss state in one entry, but larger than a match line current flowing in an all-bit match state in one entry. A precharge voltage level of a match line is restricted to a voltage level of half a power supply voltage or smaller. Power consumption in a search cycle of a content addressable memory can be reduced, and a search operation speed can be increased.Type: ApplicationFiled: March 13, 2012Publication date: July 5, 2012Applicant: Renesas Electronics CorporationInventors: Naoya WATANABE, Isamu HAYASHI, Teruhiko AMANO, Fukashi MORISHITA, Kenji YOSHINAGA, Mihoko AKIYAMA, Shinya MIYAZAKI, Masakazu ISHIBASHI, Katsumi DOSAKA
-
Patent number: 8164934Abstract: An entry including multiple bits of unit cells each storing data bit is coupled to a match line. The match line is supplied with a charging current having a restricted current value smaller than a match line current flowing in a one-bit miss state in one entry, but larger than a match line current flowing in an all-bit match state in one entry. A precharge voltage level of a match line is restricted to a voltage level of half a power supply voltage or smaller. Power consumption in a search cycle of a content addressable memory can be reduced, and a search operation speed can be increased.Type: GrantFiled: March 9, 2010Date of Patent: April 24, 2012Assignee: Renesas Electronics CorporationInventors: Naoya Watanabe, Isamu Hayashi, Teruhiko Amano, Fukashi Morishita, Kenji Yoshinaga, Mihoko Akiyama, Shinya Miyazaki, Masakazu Ishibashi, Katsumi Dosaka