Patents by Inventor Kenneth Douglas Klapproth

Kenneth Douglas Klapproth has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20200327058
    Abstract: Processing simultaneous data requests regardless of active request in the same addressable index of a cache. In response to the cache miss in the given congruence, if the number of other compartments in the given congruence class that have an active operation is less than a predetermined threshold, setting a Do Not Cast Out (DNCO) pending indication for each of the compartments that have an active operation in order to block access to each of the other compartments that have active operations and, if the number of other compartments in the given congruence class that have an active operation is not less than a predetermined threshold, blocking another cache miss from occurring in the compartments of the given congruence class by setting a congruence class block pending indication for the given congruence class in order to block access to each of the other compartments of the given congruence class.
    Type: Application
    Filed: April 10, 2019
    Publication date: October 15, 2020
    Inventors: Ekaterina M. Ambroladze, Tim Bronson, Robert J. Sonnelitter, III, Deanna P. D. Berger, Chad G. Wilson, Kenneth Douglas Klapproth, Arthur O'Neill, Michael A. Blake, Guy G. Tracy
  • Publication number: 20190266305
    Abstract: According to one or more embodiments, a method for adding parity protection for any uncovered latches of a circuit design is provided. The method includes determining latches that are not covered by current parity protection of the circuit design to output a list of the uncovered latches. The method includes executing a clustering operation that iteratively generates latch groupings according to physical design information and clock gating domains, and that outputs an updated design incorporating the latch groupings. Note that each latch grouping generates a corresponding parity bit to provide the parity protection to minimize adverse impacts on timing, routing, and power consumption of the circuit design. The method also includes adding the updated design with the parity protection to the circuit design to generate a final hardware design.
    Type: Application
    Filed: May 7, 2019
    Publication date: August 29, 2019
    Inventors: Ashraf ElSharif, Kenneth Douglas Klapproth, Jason D. Kohl
  • Patent number: 10325049
    Abstract: According to one or more embodiments, a method for adding parity protection for any uncovered latches of a circuit design is provided. The method includes determining latches that are not covered by current parity protection of the circuit design to output a list of the uncovered latches. The method includes executing a clustering operation that iteratively generates latch groupings according to physical design information and clock gating domains, and that outputs an updated design incorporating the latch groupings. Note that each latch grouping generates a corresponding parity bit to provide the parity protection to minimize adverse impacts on timing, routing, and power consumption of the circuit design. The method also includes adding the updated design with the parity protection to the circuit design to generate a final hardware design.
    Type: Grant
    Filed: January 18, 2017
    Date of Patent: June 18, 2019
    Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
    Inventors: Ashraf ElSharif, Kenneth Douglas Klapproth, Jason D. Kohl
  • Publication number: 20180203968
    Abstract: According to one or more embodiments, a method for adding parity protection for any uncovered latches of a circuit design is provided. The method includes determining latches that are not covered by current parity protection of the circuit design to output a list of the uncovered latches. The method includes executing a clustering operation that iteratively generates latch groupings according to physical design information and clock gating domains, and that outputs an updated design incorporating the latch groupings. Note that each latch grouping generates a corresponding parity bit to provide the parity protection to minimize adverse impacts on timing, routing, and power consumption of the circuit design. The method also includes adding the updated design with the parity protection to the circuit design to generate a final hardware design.
    Type: Application
    Filed: January 18, 2017
    Publication date: July 19, 2018
    Inventors: Ashraf ElSharif, Kenneth Douglas Klapproth, Jason D. Kohl
  • Patent number: 7529799
    Abstract: A distributed system structure for a large-way, symmetric multiprocessor system using a bus-based cache-coherence protocol is provided. The distributed system structure contains an address switch, multiple memory subsystems, and multiple master devices, either processors, I/O agents, or coherent memory adapters, organized into a set of nodes supported by a node controller. The node controller receives transactions from a master device, communicates with a master device as another master device or as a slave device, and queues transactions received from a master device. Since the achievement of coherency is distributed in time and space, the node controller helps to maintain cache coherency. A transaction tag format for a standard bus protocol is expanded to ensure unique transaction tags are maintained throughout the system. A sideband signal is used for intervention and Reruns to preserve transaction tags at the node controller in certain circumstances.
    Type: Grant
    Filed: June 5, 2002
    Date of Patent: May 5, 2009
    Assignee: International Business Machines Corporation
    Inventors: Manuel Joseph Alvarez, II, Sanjay Raghunath Deshpande, Kenneth Douglas Klapproth, David Mui
  • Patent number: 6816826
    Abstract: A logic network is simulated, including partitioning logic operations into domains and ranking the operations. Some operations are dependent on source operations from other domains. Pairs of operations having common dependencies are then separated by at least as many operations as the total number of operations in the domains of the respective source operations. All operations are then merged into an order having a certain relation to the respective domain orderings, but omitting nop's inserted to achieve desired separation. Then pairs of operations having common dependency are again separated, this time making advantageous use of overlaps, so that nop's are reduced, to improve simulation time. Due to separations, after one value is computed for one instance of an operation depending on a source operation, a next value is computed for the source operation before computing the next instance of an operation depending on the source operation.
    Type: Grant
    Filed: October 5, 2000
    Date of Patent: November 9, 2004
    Assignee: International Business Machines Corporation
    Inventors: Flemming Andersen, Jason Raymond Baumgartner, Kenneth Douglas Klapproth, Steven Leonard Roberts
  • Patent number: 6580288
    Abstract: The present invention is embodied in a system and method for sharing input and output pins between a plurality of separate logic circuits coexisting within a single microprocessor such that the microprocessor is capable of assuming the characteristics of a desired logic circuit. The present invention achieves controlled sharing of bidirectional input and output pins without the requirement to use multiplexing logic. Because the pins may be shared among a plurality of logic circuits, a single microchip may be used for completely different purposes by enabling or disabling selected logic circuits. In other words, a single microchip can take on any number of properties by simply enabling one or more logic circuits while disabling other.
    Type: Grant
    Filed: September 9, 1999
    Date of Patent: June 17, 2003
    Assignee: International Business Machines Corporation
    Inventor: Kenneth Douglas Klapproth
  • Publication number: 20030046356
    Abstract: A distributed system structure for a large-way, symmetric multiprocessor system using a bus-based cache-coherence protocol is provided. The distributed system structure contains an address switch, multiple memory subsystems, and multiple master devices, either processors, I/O agents, or coherent memory adapters, organized into a set of nodes supported by a node controller. The node controller receives transactions from a master device, communicates with a master device as another master device or as a slave device, and queues transactions received from a master device. Since the achievement of coherency is distributed in time and space, the node controller helps to maintain cache coherency. A transaction tag format for a standard bus protocol is expanded to ensure unique transaction tags are maintained throughout the system. A sideband signal is used for intervention and Reruns to preserve transaction tags at the node controller in certain circumstances.
    Type: Application
    Filed: June 5, 2002
    Publication date: March 6, 2003
    Inventors: Manuel Joseph Alvarez, Sanjay Raghunath Deshpande, Kenneth Douglas Klapproth, David Mui
  • Patent number: 6510471
    Abstract: A method of transferring data between devices in a computer system. In a preferred embodiment, a requesting device broadcasts a request for data to other devices in the computer system. The computer system identifies, from a plurality of responding devices within the computer system, a target device that contains the data. In response to a determination that the target device does not support higher-performance transactions, the computer system disables higher-performance transactions and transfers the data to the requesting device via a lower-performance transaction process.
    Type: Grant
    Filed: September 9, 1999
    Date of Patent: January 21, 2003
    Assignee: International Business Machines Corporation
    Inventors: Manuel Joseph Alvarez, II, Kenneth Douglas Klapproth, David Mui
  • Patent number: 6484220
    Abstract: A method for transferring data between devices in a computer system. In a preferred embodiment, a requesting device broadcasts a request for data. Each of a plurality of devices within the computer system responds to the request and indicates the location of the device and whether the device contains the requested data. The data is then transferred to the requesting device from one of the devices containing the data within the plurality of devices to the requesting device. The device selected to transfer the data to the requesting device has the closest logical proximity to the requesting device which results in a quick transfer of data.
    Type: Grant
    Filed: August 26, 1999
    Date of Patent: November 19, 2002
    Assignee: International Business Machines Corporation
    Inventors: Manuel Joseph Alvarez, II, Sanjay Raghunath Deshpande, Kenneth Douglas Klapproth, David Mui
  • Patent number: 6134684
    Abstract: A method and system in an integrated circuit for the detection of defects within integrated circuits and planars are disclosed. Initially, pseudo-random data is generated. Thereafter, the pseudo-random data is transferred to a bus interface unit that determines, based upon the pseudo-random data, a particular transaction that may be injected upon a test unit by the bus interface unit. Expected results of all types of transactions that may be injected upon the test unit are predetermined. The particular transaction is then injected upon the test unit. Such transactions can include transactions such as a bus store or bus load. The results of the particular transaction upon the test unit are then compared with the expected results, wherein a mismatch between the expected results and the results of the particular transaction upon the test unit exposes an error within the test unit, such that a variety of test units may be portably tested for errors without the need for preconfiguring the test units for testing.
    Type: Grant
    Filed: February 25, 1998
    Date of Patent: October 17, 2000
    Assignee: International Business Machines Corporation
    Inventors: Jason Raymond Baumgartner, Kenneth Douglas Klapproth, David Mui