Patents by Inventor Kenneth J. Stein
Kenneth J. Stein has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6701779Abstract: A semiconductor torsional micro-electromechanical (MEM) switch is described having a conductive movable control electrode; an insulated semiconductor torsion beam attached to the movable control electrode, the insulated torsion beam and the movable control electrode being parallel to each other; and a movable contact attached to the insulated torsion beam, wherein the combination of the insulated torsion beam and the control electrode is perpendicular to the movable contact. The torsional MEM switch is characterized by having its control electrodes substantially perpendicular to the switching electrodes. The MEM switch may also include multiple controls to activate the device to form a single-pole, single-throw switch or a multiple-pole, multiple-throw switch. The method of fabricating the torsional MEM switch is fully compatible with the CMOS manufacturing process.Type: GrantFiled: March 21, 2002Date of Patent: March 9, 2004Assignee: International Business Machines CorporationInventors: Richard P. Volant, Robert A. Groves, Kevin S. Petrarca, David M. Rockwell, Kenneth J. Stein
-
Patent number: 6696343Abstract: A three-dimensional micro- electromechanical (MEM) varactor is described wherein a movable beam and fixed electrode are respectively fabricated on separate substrates coupled to each other. The movable beam with comb-drive electrodes are fabricated on the “chip side” while the fixed bottom electrode is fabricated on a separated substrate “carrier side”. Upon fabrication of the device on both surfaces of the substrate, the chip side device is diced and “flipped over”, aligned and joined to the “carrier” substrate to form the final device. Comb-drive (fins) electrodes are used for actuation while the motion of the electrode provides changes in capacitance. Due to the constant driving forces involved, a large capacitance tuning range can be obtained. The three dimensional aspect of the device avails large surface area. When large aspect ratio features are provided, a lower actuation voltage can be used.Type: GrantFiled: June 12, 2003Date of Patent: February 24, 2004Assignee: International Business Machines CorporationInventors: Anil K. Chinthakindi, Robert A. Groves, Kenneth J. Stein, Seshadri Subbanna, Richard P. Volant
-
Patent number: 6661069Abstract: A three-dimensional micro- electromechanical (MEM) varactor is described wherein a movable beam and fixed electrode are respectively fabricated on separate substrates coupled to each other. The movable beam with comb-drive electrodes are fabricated on the “chip side” while the fixed bottom electrode is fabricated on a separated substrate “carrier side”. Upon fabrication of the device on both surfaces of the substrate, the chip side device is diced and “flipped over”, aligned and joined to the “carrier” substrate to form the final device. Comb-drive (fins) electrodes are used for actuation while the motion of the electrode provides changes in capacitance. Due to the constant driving forces involved, a large capacitance tuning range can be obtained. The three dimensional aspect of the device avails large surface area. When large aspect ratio features are provided, a lower actuation voltage can be used.Type: GrantFiled: October 22, 2002Date of Patent: December 9, 2003Assignee: International Business Machines CorporationInventors: Anil K. Chinthakindi, Robert A. Groves, Kenneth J. Stein, Seshadri Subbanna, Richard P. Volant
-
Publication number: 20030210124Abstract: A method of fabricating and the structure of a micro-electromechanical switch (MEMS) device provided with self-aligned spacers or bumps is described. The spacers are designed to have an optimum size and to be positioned such that they act as a detent mechanism for the switch to minimize problems caused by stiction. The spacers are fabricated using standard semiconductor techniques typically used for the manufacture of CMOS devices. The present method of fabricating these spacers requires no added depositions, no extra lithography steps, and no additional etching.Type: ApplicationFiled: June 19, 2003Publication date: November 13, 2003Inventors: Richard P. Volant, David Angell, Donald F. Canaperi, Joseph T. Kocis, Kevin S. Petrarca, Kenneth J. Stein, William C. Wille
-
Publication number: 20030203586Abstract: Metal-insulator-metal capacitor structures are formed in semiconductor substrates using an anodization procedure on deposited underlying metalization followed by deposition of the second metal and planarization by chemical-mechanical polishing or other procedures. The process is additive in character, as opposed to traditional subtractive etch processes for forming capacitor structures. In addition, the process can be used in damascene applications, and can be used to form a wide variety of capacitive structures while reducing the number of mask layers required for formation.Type: ApplicationFiled: April 25, 2003Publication date: October 30, 2003Inventors: Richard P. Volant, John M. Cotte, Kevin S. Petrarca, Kenneth J. Stein
-
Patent number: 6635506Abstract: A method of fabricating micro-electromechanical switches (MEMS) integrated with conventional semiconductor interconnect levels, using compatible processes and materials is described. The method is based upon fabricating a capacitive switch that is easily modified to produce various configurations for contact switching and any number of metal-dielectric-metal switches. The process starts with a copper damascene interconnect layer, made of metal conductors inlaid in a dielectric. All or portions of the copper interconnects are recessed to a degree sufficient to provide a capacitive air gap when the switch is in the closed state, as well as provide space for a protective layer of, e.g., Ta/TaN. The metal structures defined within the area specified for the switch act as actuator electrodes to pull down the movable beam and provide one or more paths for the switched signal to traverse.Type: GrantFiled: November 7, 2001Date of Patent: October 21, 2003Assignee: International Business Machines CorporationInventors: Richard P. Volant, John C. Bisson, Donna R. Cote, Timothy J. Dalton, Robert A. Groves, Kevin S. Petrarca, Kenneth J. Stein, Seshadri Subbanna
-
Publication number: 20030178635Abstract: A semiconductor torsional micro-electromechanical (MEM) switch is described having a conductive movable control electrode; an insulated semiconductor torsion beam attached to the movable control electrode, the insulated torsion beam and the movable control electrode being parallel to each other; and a movable contact attached to the insulated torsion beam, wherein the combination of the insulated torsion beam and the control electrode is perpendicular to the movable contact. The torsional MEM switch is characterized by having its control electrodes substantially perpendicular to the switching electrodes. The MEM switch may also include multiple controls to activate the device to form a single-pole, single-throw switch or a multiple-pole, multiple-throw switch. The method of fabricating the torsional MEM switch is fully compatible with the CMOS manufacturing process.Type: ApplicationFiled: March 21, 2002Publication date: September 25, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Richard P. Volant, Robert A. Groves, Kevin S. Petrarca, David M. Rockwell, Kenneth J. Stein
-
Patent number: 6621392Abstract: A method of fabricating and the structure of a micro-electromechanical switch (MEMS) device provided with self-aligned spacers or bumps is described. The spacers are designed to have an optimum size and to be positioned such that they act as a detent mechanism for the switch to minimize problems caused by stiction. The spacers are fabricated using standard semiconductor techniques typically used for the manufacture of CMOS devices. The present method of fabricating these spacers requires no added depositions, no extra lithography steps, and no additional etching.Type: GrantFiled: April 25, 2002Date of Patent: September 16, 2003Assignee: International Business Machines CorporationInventors: Richard P. Volant, David Angell, Donald F. Canaperi, Joseph T. Kocis, Kevin S. Petrarca, Kenneth J. Stein, William C. Wille
-
Patent number: 6613641Abstract: Metal-insulator-metal capacitor structures are formed in semiconductor substrates using an anodization procedure on deposited underlying metalization followed by deposition of the second metal and planarization by chemical-mechanical polishing or other procedures. The process is additive in character, as opposed to traditional subtractive etch processes for forming capacitor structures. In addition, the process can be used in damascene applications, and can be used to form a wide variety of capacitive structures while reducing the number of mask layers required for formation.Type: GrantFiled: January 17, 2001Date of Patent: September 2, 2003Assignee: International Business Machines CorporationInventors: Richard P. Volant, John M. Cotte, Kevin S. Petrarca, Kenneth J. Stein
-
Publication number: 20030148550Abstract: A method of fabricating micro-electromechanical switches (MEMS) integrated with conventional semiconductor interconnect levels, using compatible processes and materials is described. The method is based upon fabricating a capacitive switch that is easily modified to produce various configurations for contact switching and any number of metal-dielectric-metal switches. The process starts with a copper damascene interconnect layer, made of metal conductors inlaid in a dielectric. All or portions of the copper interconnects are recessed to a degree sufficient to provide a capacitive air gap when the switch is in the closed state, as well as provide space for a protective layer of, e.g., Ta/TaN. The metal structures defined within the area specified for the switch act as actuator electrodes to pull down the movable beam and provide one or more paths for the switched signal to traverse.Type: ApplicationFiled: November 7, 2001Publication date: August 7, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Richard P. Volant, John C. Bisson, Donna R. Cote, Timothy J. Dalton, Robert A. Groves, Kevin S. Petrarca, Kenneth J. Stein, Seshadri Subbanna
-
Publication number: 20030116850Abstract: A passive electrical device includes a first electrical conductor, a second electrical conductor disposed over the first conductor; and a third electrical conductor connecting the first conductor to the second conductor. The said first, second and third conductors are disposed on a semiconductor substrate. The sheet resistivity of the first conductor is approximately equal to the sheet resistivity of the second conductor.Type: ApplicationFiled: December 21, 2001Publication date: June 26, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Richard P. Volant, Seshadri Subbanna, Robert A. Groves, John C. Malinowski, Kenneth J. Stein, Kevin S. Petrarca
-
Publication number: 20030057458Abstract: A raised extrinsic base, silicon germanium (SiGe) heterojunction bipolar transistor (HBT), and a method of making the same is disclosed herein. The heterojunction bipolar transistor includes a substrate, a silicon germanium layer formed on the substrate, a collector layer formed on the substrate, a raised extrinsic base layer formed on the silicon germanium layer, and an emitter layer formed on the silicon germanium layer. The silicon germanium layer forms a heterojunction between the emitter layer and the raised extrinsic base layer. The bipolar transistor further includes a base electrode formed on a portion of the raised extrinsic base layer, a collector electrode formed on a portion of the collector layer, and an emitter electrode formed on a portion of the emitter layer. Thus, the heterojunction bipolar transistor includes a self-aligned raised extrinsic base, a minimal junction depth, and minimal interstitial defects influencing the base width, all being formed with minimal thermal processing.Type: ApplicationFiled: September 25, 2001Publication date: March 27, 2003Applicant: International Business Machines CorporationInventors: Gregory G. Freeman, Seshadri Subbanna, Basanth Jagannathan, Kathryn T. Schonenberg, Shwu-Jen Jeng, Kenneth J. Stein, Jeffrey B. Johnson
-
Publication number: 20030059992Abstract: A method of improving the tolerance of a back-end-of-the-line (BEOL) thin film resistor is provided. Specifically, the method of the present invention includes an anodization step which is capable of converting a portion of base resistor film into an anodized region. The anodized resistor thus formed has a sheet resistivity that is higher than that of the base resistor film.Type: ApplicationFiled: September 21, 2001Publication date: March 27, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John M. Cotte, Kenneth J. Stein, Seshadri Subbanna, Richard P. Volant
-
Publication number: 20020197807Abstract: A method for making a non-self-aligned, heterojunction bipolar transistor includes forming extrinsic base regions with a PFET source/drain implant aligned with the polysilicon in an emitter stack but which are not directly aligned with an emitter opening defined in that stack. This is achieved by making the emitter pedestal wider than the emitter opening. This advantageously removes the dependency of alignment between the extrinsic base regions and the emitter opening, thereby resulting in fewer process steps, reduced thermal cycles, and improved speed.Type: ApplicationFiled: June 20, 2001Publication date: December 26, 2002Applicant: International Business Machines CorporationInventors: Basanth Jagannathan, Shwu-Jen Jeng, Jeffrey B. Johnson, Robb A. Johnson, Louis D. Lanzerotti, Kenneth J. Stein, Seshadri Subbanna
-
Patent number: 6472288Abstract: Bipolar transistors of different designs, particularly designs optimized for different high frequency applications are formed on the same substrate by separate base layer formation processes for epitaxial growth including different material concentration profiles of germanium, boron and/or carbon. Epitaxial growth of individual growth layers by low temperature processes is facilitated by avoiding etching of the silicon substrate including respective collector regions through use of an etch stop that can be etched selectively to silicon. Annealing processes can be performed between growth of respective base layers and/or performed collectively after all transistors are substantially completed.Type: GrantFiled: December 8, 2000Date of Patent: October 29, 2002Assignee: International Business Machines CorporationInventors: Gregory G. Freeman, K. T. Schonenberg, Kenneth J. Stein, Seshadri Subbanna
-
Publication number: 20020094656Abstract: A parallel plate capacitor in copper technology is formed in an area that has no copper below it (within 0.3 &mgr;m) with a bottom etch stop layer, a composite bottom plate having an aluminum layer below a TiN layer, an oxide capacitor dielectric, and a top plate of TiN; in a process that involves etching the top plate to leave a capacitor area, etching the bottom plate to a larger bottom area having a margin on all sides; depositing an interlayer dielectric having a higher material quality below the top surface of the capacitor top plate; opening contact apertures to the top and bottom plates and to lower interconnect to a two step process that partially opens a nitride cap layer on the lower interconnect and the top plate while penetrating the nitride cap layer above the bottom plate, then cutting through the capacitor dielectric and finishing the penetration of the nitride cap layer.Type: ApplicationFiled: January 17, 2001Publication date: July 18, 2002Applicant: International Business Machines CorporationInventors: Michael D. Armacost, Andreas K. Augustin, Gerald R. Friese, John E. Heidenreich, Gary R. Hueckel, Kenneth J. Stein
-
Publication number: 20020070410Abstract: Bipolar transistors of different designs, particularly designs optimized for different high frequency applications are formed on the same substrate by separate base layer formation processes for epitaxial growth including different material concentration profiles of germanium, boron and/or carbon. Epitaxial growth of individual growth layers by low temperature processes is facilitated by avoiding etching of the silicon substrate including respective collector regions through use of an etch stop that can be etched selectively to silicon. Annealing processes can be performed between growth of respective base layers and/or performed collectively after all transistors are substantially completed.Type: ApplicationFiled: December 8, 2000Publication date: June 13, 2002Inventors: Gregory G. Freeman, K. T. Schonenberg, Kenneth J. Stein, Seshadri Subbanna
-
Patent number: 6284619Abstract: A process for forming multilevel metallization structures that improve semiconductor reliability. Multilevel metallization structures are formed through a two-step etch process which alleviates the problem of conductive etch residue forming between metal layers in multilevel structures. The resulting metallization structure has sidewall insulators on selected layers that prevent conductive etch residue from forming between the metal layers. The integration scheme of the present invention is especially applicable to metal-insulator-metal (MIM) capacitors.Type: GrantFiled: June 29, 2000Date of Patent: September 4, 2001Assignee: International Business Machines CorporationInventors: Scott A. Seymour, Kenneth J. Stein