Patents by Inventor Kevin Harney
Kevin Harney has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7305570Abstract: In one embodiment, a monitoring device (e.g., a slave device) may be configured to perform a plurality of monitoring functions. For example, the monitoring device may comprise a watchdog timer configured to monitor communications between the processing unit (e.g., a host processor) and the monitoring device. The watchdog timer may cause the monitoring device to enter a failsafe mode of operation if the processing unit fails to communicate with the monitoring device within a predetermined period of time. Additionally, the monitoring device may be configured to perform thermal management functions via one or more temperature sensors. The monitoring device may enter the failsafe mode of operation if a sensed temperature exceeds a predetermined temperature limit. Furthermore, the monitoring device may also comprise a status unit that is operable to provide the processing unit an indication of a state of the monitoring device.Type: GrantFiled: August 16, 2004Date of Patent: December 4, 2007Assignee: Standard Microsystems CorporationInventors: Richard E. Wahler, Kevin Harney
-
Patent number: 7015978Abstract: A system, method and computer program product for real-time insertion of indicia (e.g., an advertisement) into a live (or taped) broadcast. Typically, the invention allow insertion with occlusion onto surfaces such as tennis courts, the wall behind home plate on a baseball field, the grass or turf on a soccer or football stadium, and the like. The occlusion processing described herein can handle multiple colors in the background image during the insertion of the indicia into a video image. The invention can thus adapt to changing light conditions in the video image. The process includes obtaining a video image from a camera. The video image is typically digitized. Next, the pixels within the video image are sampled. A plurality of background colors are then identified for the sampled pixels. An opacity value is then assigned to each pixel in the indicia based on whether the color of a positionally corresponding pixel in the video image is the same color as one of the plurality of background colors.Type: GrantFiled: December 13, 2000Date of Patent: March 21, 2006Assignee: Princeton Video Image, Inc.Inventors: James L. Jeffers, Gregory House, Kevin Harney
-
Publication number: 20060036879Abstract: In one embodiment, a monitoring device (e.g., a slave device) may be configured to perform a plurality of monitoring functions. For example, the monitoring device may comprise a watchdog timer configured to monitor communications between the processing unit (e.g., a host processor) and the monitoring device. The watchdog timer may cause the monitoring device to enter a failsafe mode of operation if the processing unit fails to communicate with the monitoring device within a predetermined period of time. Additionally, the monitoring device may be configured to perform thermal management functions via one or more temperature sensors. The monitoring device may enter the failsafe mode of operation if a sensed temperature exceeds a predetermined temperature limit. Furthermore, the monitoring device may also comprise a status unit that is operable to provide the processing unit an indication of a state of the monitoring device.Type: ApplicationFiled: August 16, 2004Publication date: February 16, 2006Inventors: Richard Wahler, Kevin Harney
-
Publication number: 20020027617Abstract: A system, method and computer program product for real-time insertion of indicia (e.g., an advertisement) into a live (or taped) broadcast. Typically, the invention allow insertion with occlusion onto surfaces such as tennis courts, the wall behind home plate on a baseball field, the grass or turf on a soccer or football stadium, and the like. The occlusion processing described herein can handle multiple colors in the background image during the insertion of the indicia into a video image. The invention can thus adapt to changing light conditions in the video image. The process includes obtaining a video image from a camera. The video image is typically digitized. Next, the pixels within the video image are sampled. A plurality of background colors are then identified for the sampled pixels. An opacity value is then assigned to each pixel in the indicia based on whether the color of a positionally corresponding pixel in the video image is the same color as one of the plurality of background colors.Type: ApplicationFiled: December 13, 2000Publication date: March 7, 2002Inventors: James L. Jeffers, Gregory House, Kevin Harney
-
Patent number: 5684534Abstract: A video processor system has separate and independent video processors for performing a variety of video processor functions required for encoding and decoding video signals. Each of the separate video processors performs its own individual set of video processor functions. During the encode process the first video processor performs motion estimation to provide motion estimation information which it applies to the second video processor. The second video processor receives the motion estimation information and performs forward and inverse discrete cosine transforms, quantization and dequantization, frame addition and frame differencing, as well as run length encoding. The run length encoding operation produces run/value pairs which are then applied to the first video processor. The first video processor performs variable length encoding upon the run/value pairs.Type: GrantFiled: May 26, 1993Date of Patent: November 4, 1997Assignee: Intel CorporationInventors: Kevin Harney, Mike S. Kelly, Gary Loeser
-
Patent number: 5682208Abstract: A computer-implemented method for encoding image signals. According to a preferred embodiment of the invention, a plurality of search blocks is selected in accordance with the location of a reference block of a current frame. A plurality of words corresponding to the plurality of search blocks is read from a memory device. A difference measurement for each search block of the plurality of search blocks with respect to the reference block is determined from the plurality of words and from the reference block.Type: GrantFiled: October 31, 1994Date of Patent: October 28, 1997Assignee: Intel CorporationInventor: Kevin Harney
-
Patent number: 5649142Abstract: A method and apparatus for translating a first address in a first address space, such as a processor address space, to a second address in a second address space, such as system address space, and for accessing a service routine in response to a page fault, are described. In one embodiment, the apparatus for translating comprises a processor; a page table having a translation mask register, a comparison value register, and a replacement value register; and a comparator coupled to the comparison value register and to the replacement value register. A programmable mask within the translation mask register is employed to partition a virtual address. A first subaddress comprises a subset of the bits of the first address and a second subaddress comprises remaining bits of the first address. The first subaddress is masked with a programmable mask value in the translation mask register and is compared by the comparator with successive values in the comparison value register until a match comparison value is found.Type: GrantFiled: June 7, 1995Date of Patent: July 15, 1997Assignee: Intel CorporationInventors: Gary Lavelle, Louis A. Lippincott, Kevin Harney, Dinesh G. Rao
-
Patent number: 5640528Abstract: A method and apparatus for translating a first address in a first address space, such as a processor address space, to a second address in a second address space, such as a system address space, are described. Data alignment signal determinations based on comparisons between destination and source addresses permit automatic replacement of virtual addresses with actual physical addresses to permit direct data transfer between devices. In one embodiment, the apparatus for translating comprises a processor; a page table having a mask register, a comparison value register, and a replacement value register; and a comparator coupled to the comparison value register and to the replacement value register. A programmable mask within the translation mask register is employed to partition a virtual address. A first subaddress comprises a subset of the bits of the first address and a second subaddress comprises remaining bits of the first address.Type: GrantFiled: June 6, 1995Date of Patent: June 17, 1997Assignee: Intel CorporationInventors: Kevin Harney, David L. Sprague
-
Patent number: 5592399Abstract: A system and method is provided for encoding data wherein contiguous data values represent a video image. Three contiguous data values are applied to a loop filter to provide digital filtering of the data values. A frame differencing device performs a subtraction operation upon one of the three contiguous data values simultaneously with the performance of a filtering operation upon another one of the three contiguous data values. Additionally, a discrete cosine transform device performs transform operations upon the third contiguous data value simultaneously with the performance of the digital filtering and the frame differencing operation upon the other two contiguous data values. Because the loop filter is a multipass device the frame differencing device and the discrete cosine transform device must wait while some filtering operations are performed. As soon as one of the contiguous values is applied to the output of the digital filtering device it is operated upon by the frame differencing device.Type: GrantFiled: May 26, 1993Date of Patent: January 7, 1997Assignee: Intel CorporationInventors: Michael Keith, Tuan Bui, Kevin Harney, Michael Kelly
-
Patent number: 5548793Abstract: A system and method for arbitrating among memory requests. According to a preferred embodiment, the system comprises a global memory and a plurality of datapaths. Each datapath comprises a datapath processor for executing instructions of an instruction sequence and for providing a plurality of memory request signal types in accordance with the instructions, wherein the plurality of memory request signal types comprises instruction memory request signals, scalar memory request signals, first-in and first-out memory request signals, statistical decoder memory request signals, and block transfer memory request signals. Each datapath also comprises local memory, a global port for transferring data between the local memory and the global memory, and a dual port comprising first and second local ports for transferring data between the local memory and the datapath processor, wherein the first and second local ports permit simultaneous transfer of data between the local memory and the datapath processor.Type: GrantFiled: April 21, 1994Date of Patent: August 20, 1996Assignee: Intel CorporationInventors: David L. Sprague, Kevin Harney, Eiichi Kowashi, Michael Keith, Allen H. Simon, Gregory M. Papadopoulos, Walter P. Hays, George F. Salem, Shih-Wei Shiue, Anthony P. Bertapelli, Vitaly H. Shilman
-
Patent number: 5530884Abstract: A method and apparatus for processing data. According to a preferred embodiment, the apparatus comprises a plurality of datapaths, each datapath comprising datapath processor, and a statistical decoder input channel device. The statistical decoder input channel device prefetches variable length encoded data from a variable length encoded data source in response to a request by a program running on a datapath processor of a datapath of the plurality of datapaths. The statistical decoder input channel device comprises a statistical decoder processor and memory for decoding the variable length encoded data to provide fixed length decoded data, and a transmission output channel for transmitting the fixed length decoded data to the datapath.Type: GrantFiled: April 21, 1994Date of Patent: June 25, 1996Assignee: Intel CorporationInventors: David L. Sprague, Kevin Harney, Eiichi Kowashi, Michael Keith, Allen H. Simon, Gregory M. Papadopoulos, Walter P. Hays, George F. Salem, Shih-Wei Shiue, Anthony P. Bertapelli, Vitaly H. Shilman
-
Patent number: 5522080Abstract: Features which support conditional execution and sequencing are employed in concert with a centralized-control, single-instruction, multiple data integrated video signal processor, thus adapting efficiently to the high degree of parallelism inherent in this type of video signal processing systems. A three-level prioritization scheme is used to handle the input/output data stream to improve the throughput of the processor, including provisions for distinguishing between same-priority events occurring at different times, and ensuring that in such cases the requested operations occur in the same temporal order as the respective requests.Type: GrantFiled: July 20, 1994Date of Patent: May 28, 1996Assignee: Intel CorporationInventor: Kevin Harney
-
Patent number: 5517665Abstract: A system and method for processing data. According to a preferred embodiment, the system comprises a global memory and a plurality of datapaths. Each datapath comprises a datapath processor for executing instructions of an instruction sequence and for providing a plurality of memory request signal types in accordance with the instructions, local memory, a global port for transferring data between the local memory and the global memory, and a dual port comprising first and second local ports for transferring data between the local memory and the datapath processor, wherein the first and second local ports permit simultaneous transfer of data between the local memory and the datapath processor.Type: GrantFiled: April 21, 1994Date of Patent: May 14, 1996Assignee: Intel CorporationInventors: David L. Sprague, Kevin Harney, Eiichi Kowashi, Michael Keith, Allen H. Simon, Gregory M. Papadopoulos, Walter P. Hays, George F. Salem, Shih-Wei Shiue, Anthony P. Bertapelli, Vitaly H. Shilman
-
Patent number: 5446839Abstract: A video processor system has memory locations for storing images including a buffer block of memory locations. Two separate video processors within the system read and write the buffer block while performing video processor functions. Each of the two video processors has its own read pointer and its own write pointer for indicating locations within the buffer block where it is currently reading or writing an image which it is processing. Both sets of read and write pointers advance through the buffer block as the images are processed. When the pointers reach the end of the buffer block they wrap around to the beginning thereby defining circular buffers. The operations of the two video processors, as well as the reading, advancing, and adjusting of the pointers, is adapted to cause the circular buffers to occupy the same physical memory locations simultaneously.Type: GrantFiled: May 26, 1993Date of Patent: August 29, 1995Assignee: Intel CorporationInventors: David Dea, Gary Loeser, Kevin Harney
-
Patent number: 5430854Abstract: A data processing system having execution units for executing instruction sequences determines at least two conditionals in accordance with the instructions and sets respective flags according to the determined conditionals. These flags are stored and later retrieved sequentially and the execution unit executes selected instructions of the instruction sequence according to the sequentially retrieved mask flags. These masked flags may be stored sequentially in a stack for sequential retrieval at a later time.Type: GrantFiled: October 27, 1993Date of Patent: July 4, 1995Inventors: David L. Sprague, Kevin Harney, Eiichi Kowashi, Michael Keith, Allen H. Simon, Michael Papadopoulos, Walter P. Hays, George F. Salem, Shih-Wei Shiue, Anthony P. Bertapelli, Vitaly H. Shilman
-
Patent number: 5361370Abstract: A single-instruction multiple-data video signal processor employs a dual-ported local memory architecture in each local memory including a dedicated port for transfers between the local memory and a global memory. A block transfer controller, in combination with the dedicated port, permit each access to the global memory by a datapath processor to be overlapped with its instruction processing, thus usually avoiding stalling of the video signal processor.Type: GrantFiled: October 24, 1991Date of Patent: November 1, 1994Assignee: Intel CorporationInventors: David L. Sprague, Kevin Harney, Eiichi Kowashi, Michael Keith, Allen H. Simon, Michael Papadopoulos, Walter P. Hays, George F. Salem, Shih-Wei Shiue, Anthony P. Bertapellil, Vitaly H. Shilman
-
Patent number: 5335321Abstract: The scalable platform architecture of the present video processing system invention includes a bus for transmitting data between various video processing subsystems. A graphics processing subsystem is coupled to the bus. A central processing unit is coupled to the bus and performs video processing. The graphics processing subsystem is adapted to receive a video memory and to perform video processing when the video memory is received. The bus is provided with expansion connectors for detachably coupling to a video processing subsystem and a video capture system. The addition of the video processing subsystem and/or video capture subsystem accelerates the processing of the video processing system by performing video processing that would otherwise be performed by the central processing unit.Type: GrantFiled: June 19, 1992Date of Patent: August 2, 1994Assignee: Intel CorporationInventors: Kevin Harney, Louis A. Lippincott
-
Patent number: 5189636Abstract: A video signal processor includes cicuitry which may be conditioned by a mode control signal to operate as a single 16-bit adder or as two eight-bit adders. The circuitry includes two eight-bit adders, each of which has a carry-in input terminal and a carry-out output terminal. The carry-out output terminal of one of the adders is selectively coupled, via an AND gate, to the carry-in input terminal of the other adder. The AND gate is controlled by the mode control signal. In the mode where the circuitry operates as two eight-bit adders, additional circuiry is included to detect output values which may exceed the zero to 255 range of valid values and to saturate these invalid values either at zero or 255.Type: GrantFiled: December 10, 1990Date of Patent: February 23, 1993Assignee: Intel CorporationInventors: Michael F. Patti, Nicola J. Fedele, Kevin Harney, Allen H. Simon
-
Patent number: 5047975Abstract: A video signal processor includes circuitry which may be conditioned by a mode control signal to operate as a single 16-bit adder or as two eight-bit adders. The circuitry includes two eight-bit adders, each of which has a carry-in input terminal and a carry-out output terminal. The carry-out output terminal of one of the adders is selectively coupled, via an AND gate, to the carry-in input terminal of the other adder. The AND gate is controlled by the mode control signal. In the mode where the circuitry operates as two eight-bit adders, additional circuitry is included to detect output values which may exceed the zero to 255 range of valid values and to saturate these invalid values either at zero or 255.Type: GrantFiled: November 16, 1987Date of Patent: September 10, 1991Assignee: Intel CorporationInventors: Michael F. Patti, Nicola J. Fedele, Kevin Harney, Allen H. Simon
-
Patent number: 4881194Abstract: A video signal processor includes a stored-program controller which concurrently reads two instruction values from a program memory during each instruction cycle. The next instruction used by the video signal processor is selected from between these two values. If the current instruction indicates a conditional branch operation, the value of one of a plurality of conditions internal to the video signal processor determines which of these two instructions is selected. Otherwise, a value provided by the current instruction itself determines which of the two instructions is selected. This configuration of the stored program controller implements a conditional branch facility in which there is no delay in fetching an instruction for either value of the selected condition.Type: GrantFiled: November 16, 1987Date of Patent: November 14, 1989Assignee: Intel CorporationInventors: David L. Sprague, Kevin Harney, Allen H. Simon, Herbert H. Taylor, Jr.