Abstract: A method for enabling concurrent, overlapping data moves associated with separate data clone operations of different memory cloners. A first data is being moved from its source to a destination. The first data is tagged with the address of the first destination to identify the data, and the data is sent over the fabric with the destination tag. A second data is concurrently (or subsequently) routed over the fabric to a next destination, while the first data is still in on the fabric. The second data is also tagged with its specific destination tag, which is different from the destination tag of the first data routed. Thus, the two sets of data overlap on the on the fabric but are each uniquely identified by their respective destination tag. Both the first and second data may also be tagged with a respective unique identifier (ID) associated with the memory cloner that initiated the particular clone operation.

Abstract: A processor chip with a high speed memory cloner that enables movement of data directly from one memory location (of a data processing system) to another without the data having to be routed through the processor. The memory cloner includes processing logic that enables the release of the processor to continue processing other operations while the data are physically moved in the background. The memory cloner generates a sequence of naked writes (i.e., write operations with no data tenure) from the write data commands and forwards the naked writes to the memory controller of the destination memory module. When all the naked write operations receive a Null response (i.e., a response indicating that the specific addressed at the memory module are reserved/set to receive data), the memory cloner signals the processor that the move request is completed.

Abstract: A data processing system comprising a coherency protocol that indicates and updates a coherency state of all data lines within said memory subsystem, and responsive to a naked write operation to a memory location containing a modified copy of data, changes the coherency state of the memory location from modified (M) to invalid (I) without initiating a push of the data to a corresponding address location of main memory. Included within the coherency protocol are specific group of responses for dealing with a naked write request that is received at a memory controller. These responses include: (1) issuing a retry response when the memory controller is unable to allocate a buffer for the write data operation and data at said memory location is not in an M state; (2) issuing a Null response when the memory controller is able to allocate the buffer; and (3) issuing a combined Ack_Resend response when the data at the memory location transitions from an M state to an I state.

Abstract: A data processing system that includes a mode/reserve bit utilized to dynamically change a processor's operating mode between a virtual addressing mode and a real addressing mode. Each address block includes a reserve bit that indicates whether real or virtual addressing is desired, and the reserve bit is assigned a value by the software application executing on the processor. The value of the reserve bit is dynamically set and signals the processor which operating mode is required for the particular address block. The selection of virtual or real addressing mode is determined by the particular application that is being executed by the processor. When the particular application process seeks increased performance rather than protection, the virtual operating mode is selected, allowing the application process to send the effective addresses directly to the OS and hypervisor. This is accomplished by setting the reserve bit to the value for virtual addressing mode.

Abstract: A method for reserving memory buffers for receiving data prior to the actual movement of data on a data processing system. A naked write operation is generated that includes a destination address and an address of the processor generating the write operation. The naked write operation is then issued on the fabric of said data processing system without any accompanying data. The naked write operation is snooped by the memory controller associated with the destination address. The memory controller then provides a response that is sent to the processor. The response sent depends on whether the memory controller is able to allocate a buffer to the naked write operation. When the memory controller is able to allocate a buffer to the naked write operation, the memory controller issues a Null response, which triggers a read operation that sends the corresponding data to the buffer at a later time.

Abstract: A processor chip that provides a dynamically selectable operating mode in which particular sequences of instructions are executed without an external interrupt. The processor chip comprises an architected bit that may be set by software and which enables the external interrupt of the processing system to be dynamically enabled/disabled. When a sequence of instructions constituting a data move operation is being issued, the architected bit is toggled to an interrupt disabled state so that execution of the sequence of instructions occurs without an external interrupt. Following the execution of the sequence of instructions, the architected bit is toggled to an interrupt enabled state, which causes instruction execution to be subjected to external interrupts.

Abstract: A processing state that enables a processor to resume processing operations before completion of a processor-issued data move operation. The processor executes instructions specifying a data clone operation and delays subsequent instruction execution while waiting for a receipt of an indication that the data clone operation has completed. In response to the instructions, a memory cloner issues a series of naked write operations targeting the destination memory location and tracks receipt of Null responses for each of the naked write operations. When a Null response has been received for each of the naked write operations, the memory cloner transmits an acknowledgment to the processor indicating that the write operation is architecturally complete before the actual data move has completed. In response to receiving the acknowledgment, the processor resumes execution of subsequent instructions in the instruction stream.

Abstract: A method for avoiding livelock within a multiprocessor data processing system when there are multiple, concurrent clone operations to similar memory data locations within a data processing system. A set of tokens are defined within the memory cloner for use prior to conducting a clone operation on the fabric. The tokens include a source token and a destination token. The tokens are issued on the fabric by a memory cloner prior to initiating the data clone operation. The tokens discover the availability of a source address and a destination address required to complete the clone operation. Once the response to the destination address token indicates that the destination address is not currently being utilized by another memory cloner to conduct another data clone operation, the memory cloner may issue the commands to initiate the memory clone operation.

Abstract: Disclosed is a data processing system that completes a data clone operation by routing the directly from a source location within said memory subsystem to a destination location within said memory subsystem. The data is not routed through the processor that initiated the data clone operation. The various storage components of the memory subsystem are directly interconnected to each other via a switch. The switch provides a large bandwidth for routing data. When a data clone operation is issued by the processor on the fabric of the data processing system, the data read operation sent to said source address is modified to include the destination address in place of the processor address. The switch routes the data to the address provided within the data read operation. Thus, the switch automatically routes the data to the destination address rather than to the processor address.

Abstract: A mechanism to measure voice call quality in a Voice over IP (VOIP) network using a single voice call quality test probe is described. VOIP communications devices, such as gateways, that are deployed at various points along the border of the VOIP network each are configured to play an embedded reference voice file in response to test calls placed by the test probe to those devices. The test probe measures voice call quality by recording the played voice file and comparing it to the test probe's own copy of the reference voice file. The comparison uses a standard voice call quality analysis algorithm, such as Perceptual Analysis Measurement System (PAMS) or Perceptual Speech Quality Measurement (PSQM).

Abstract: An objective, service-level specific voice call listening quality test scheme for a Voice Over IP (VOIP) network is presented. Test probes are deployed along the border of the VOIP network. Each test probe is capable of placing calls over the VOIP network to the other test probes at different levels of service and measuring call quality using an objective measurement algorithm such as PAMS or PSQM. The measurement results are collected on an ongoing basis to obtain information on the VOIP network's voice call quality. The information is compared to thresholds to measure performance against Service Level Agreement guarantees.

Abstract: A sealing system acts as a barrier to the drilling fluid, pulverized cuttings and other materials in the borehole preventing the materials from entering the bearing area of a rotary rock bit and retains lubricant inside the bearing area of the bit. At least one bearing pin extends from the body of the bit and a rolling cutter is mounted on the bearing pin. A seal assembly is located in the mouth of the cutter between the cutter and the bearing pin. The seal assembly includes a non-rotating element affixed to the bearing pin and a rotating element affixed to the rolling cutter. The rotating and non-rotating elements have intermeshing labyrinthine projections that may be constructed of heat resistant materials.