Patents by Inventor Marco DeMicheli
Marco DeMicheli has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11309152Abstract: An integrated circuit for demagnetizing an inductive load includes a first switch to control current supplied by a voltage supply to the inductive load. A Zener diode includes an anode connected to a control terminal of the first switch and a cathode connected to the voltage supply. A second switch includes a control terminal and first and second terminals. A temperature sensing circuit is configured to sense a temperature of the first switch and to generate a sensed temperature. A comparing circuit includes inputs that receive a reference temperature and the sensed temperature and an output connected to the control terminal of the second switch.Type: GrantFiled: May 30, 2017Date of Patent: April 19, 2022Assignee: Maxim Integrated Products, Inc.Inventors: Siro Buzzetti, Marco Demicheli, Danilo Ranieri
-
Patent number: 10009021Abstract: A discharge circuit for demagnetizing an inductive load includes a first switch comprising a control terminal and first and second terminals. The first terminal is connected to a voltage supply. A second switch includes a control terminal and first and second terminals. The second terminal of the first switch and the second terminal of the second switch are connected to the inductive load. A third switch includes a control terminal and first and second terminals. The first terminal of the third switch is connected to the first terminal of the second switch. A first Zener diode includes an anode connected to the control terminal of the second switch and a cathode connected to the voltage supply. A first temperature sensing circuit generates a first sensed temperature signal based on a temperature of at least one component of the circuit. A first comparing circuit receives a first reference temperature signal and the first sensed temperature signal and that generates a first output.Type: GrantFiled: July 20, 2017Date of Patent: June 26, 2018Assignee: Maxim Integrated Products, Inc.Inventors: Siro Buzzetti, Marco Demicheli, Danilo Ranieri
-
Publication number: 20170278659Abstract: An integrated circuit for demagnetizing an inductive load includes a first switch to control current supplied by a voltage supply to the inductive load. A Zener diode includes an anode connected to a control terminal of the first switch and a cathode connected to the voltage supply. A second switch includes a control terminal and first and second terminals. A temperature sensing circuit is configured to sense a temperature of the first switch and to generate a sensed temperature. A comparing circuit includes inputs that receive a reference temperature and the sensed temperature and an output connected to the control terminal of the second switch.Type: ApplicationFiled: May 30, 2017Publication date: September 28, 2017Inventors: Siro Buzzetti, Marco Demicheli, Danilo Ranieri
-
Patent number: 9673007Abstract: An integrated circuit for demagnetizing an inductive load includes a first switch to control current supplied by a voltage supply to the inductive load. A Zener diode includes an anode connected to a control terminal of the first switch and a cathode connected to the voltage supply. A second switch includes a control terminal and first and second terminals. A temperature sensing circuit is configured to sense a temperature of the first switch and to generate a sensed temperature. A comparing circuit includes inputs that receive a reference temperature and the sensed temperature and an output connected to the control terminal of the second switch.Type: GrantFiled: February 20, 2014Date of Patent: June 6, 2017Assignee: Maxim Integrated Products, Inc.Inventors: Siro Buzzetti, Marco Demicheli, Danilo Ranieri
-
Publication number: 20150085418Abstract: An integrated circuit for demagnetizing an inductive load includes a first switch to control current supplied by a voltage supply to the inductive load. A Zener diode includes an anode connected to a control terminal of the first switch and a cathode connected to the voltage supply. A second switch includes a control terminal and first and second terminals. A temperature sensing circuit is configured to sense a temperature of the first switch and to generate a sensed temperature. A comparing circuit includes inputs that receive a reference temperature and the sensed temperature and an output connected to the control terminal of the second switch.Type: ApplicationFiled: February 20, 2014Publication date: March 26, 2015Applicant: Maxim Integrated Products, Inc.Inventors: Siro Buzzetti, Marco Demicheli, Danilo Ranieri
-
Patent number: 7136440Abstract: A partial response Class 4 detector in a recording and retrieval system and method of operating the detector for correcting the timing error of the detector. The detector includes a sequence table and comparison circuitry for comparing a sequence of data samples that includes previous and subsequent data samples with allowed sequences determined from the sequence table. When the sequence is an allowed sequence then there is high likelihood that data sample is correct, and the timing error for the data sample is determined in the phase error estimator and is corrected for. Otherwise, no correction is made for the timing error. In the preferred embodiment of the invention the coordinates of the sequence table correspond to the data samples, and the slope of the data stream at the data sample is stored in the sequence table. This reduces the size and increases the speed of the phase error estimator since the slope is now provided to it from the sequence table and it does not need determine the slope.Type: GrantFiled: October 2, 2001Date of Patent: November 14, 2006Assignee: STMicroelectronics, Inc.Inventors: Francesco Brianti, Marco Demicheli
-
Patent number: 6707623Abstract: A circuit device for restoring the symmetry of an analog signal originated by the reading of data from magnetic supports, including at least one differential cell multiplier whose cell includes a pair of input MOS transistors having respective conduction terminals linked together at a circuit node. Advantageously, provided in parallel with each of the cell input transistors, are a plurality of transistors individually connectable to and disconnectable from each of the input transistors by corresponding switches.Type: GrantFiled: March 8, 2001Date of Patent: March 16, 2004Assignee: STMicroelectronics S.r.l.Inventors: Valerio Pisati, Marco Demicheli, Melchiorre Bruccoleri
-
Patent number: 6667868Abstract: A multi-channel power shut-down circuit that includes a plurality of channel disabler circuits formed on a common substrate where each of the channel disabler circuits includes a first combinational logic and a second combinational logic having an input coupled to an output of the first combinational logic and having a channel disable output, and a channel overcurrent detector coupled to an input of the first combinational logic. A thermal warning detector is also formed on the common substrate and coupled to the inputs of the first combinational logic of the plurality of channel disabler circuits. A thermal shutdown detector formed on the common substrate and coupled to the inputs of the second combinational logic of the plurality of channel disabler circuits.Type: GrantFiled: October 3, 2001Date of Patent: December 23, 2003Assignee: Maxim Integrated Products, Inc.Inventors: Salvatore Portaluri, Marco Demicheli
-
Patent number: 6654192Abstract: A full-wave rectifier for monitoring the amplitude of a differential analog signal includes a differential Track&Hold stage controlled by a first differential logic timing signal tracking the differential analog input signal during a tracking phase that corresponds to a high logic stage of the first differential timing signal. This produces a differential output signal that is a replica of the input signal and the signal is stored during a successive storing phase that corresponds to a low logic state of the first differential timing signal. A first differential output amplifier includes inputs coupled to the output of the Track&Hold stage. A differential bistable circuit, controlled by a second differential logic timing signal, includes inputs coupled to the differential outputs of the first amplifier and produces a third differential logic control signal.Type: GrantFiled: April 19, 1999Date of Patent: November 25, 2003Assignee: STMicroelectronics S.r.l.Inventors: Melchiorre Bruccoleri, Daniele Ottini, Marco Demicheli, Giacomino Bollati
-
Patent number: 6556633Abstract: A partial response Class 4 detector in a recording and retrieval system and method of operating the detector for correcting the timing error of the detector. The detector includes a sequence table and comparison circuitry for comparing a sequence of data samples that includes previous and subsequent data samples with allowed sequences determined from the sequence table. When the sequence is an allowed sequence then there is high likelihood that data sample is correct, and the timing error for the data sample is determined in the phase error estimator and is corrected for. Otherwise, no correction is made for the timing error. In the preferred embodiment of the invention the coordinates of the sequence table correspond to the data samples, and the slope of the data stream at the data sample is stored in the sequence table. This reduces the size and increases the speed of the phase error estimator since the slope is now provided to it from the sequence table and it does not need determine the slope.Type: GrantFiled: November 2, 2001Date of Patent: April 29, 2003Assignee: STMicroelectronics, Inc.Inventors: Francesco Brianti, Marco Demicheli
-
Publication number: 20030063423Abstract: A multi-channel power shut-down circuit that includes a plurality of channel disabler circuits formed on a common substrate where each of the channel disabler circuits includes a first combinational logic and a second combinational logic having an input coupled to an output of the first combinational logic and having a channel disable output, and a channel overcurrent detector coupled to an input of the first combinational logic. A thermal warning detector is also formed on the common substrate and coupled to the inputs of the first combinational logic of the plurality of channel disabler circuits. A thermal shutdown detector formed on the common substrate and coupled to the inputs of the second combinational logic of the plurality of channel disabler circuits.Type: ApplicationFiled: October 3, 2001Publication date: April 3, 2003Inventors: Salvatore Portaluri, Marco Demicheli
-
Patent number: 6496550Abstract: A read and analog-to-digital data conversion channel includes an input circuit receiving an input data stream, and a time interleaved analog-to-digital converter connected to the input circuit. The time interleaved analog-to-digital converter includes a pair of analog-to-digital converters functioning in parallel and at half the clock frequency. A signal path through the time interleaved analog-to-digital converter is subdivided into two parallel paths through the pair of analog-to-digital converters. There is a first path for even bits and a second path for odd bits. A digital post-processing circuit is connected to the two parallel paths of the time interleaved analog-to-digital converter, and has an output providing a reconstructed data stream. At least one adjusting digital-to-analog converter is connected between the digital post-processing circuit and the input circuit for control thereof.Type: GrantFiled: November 19, 1999Date of Patent: December 17, 2002Assignee: STMicroelectronics S.r.l.Inventors: Melchiorre Bruccoleri, Marco Demicheli, Daniele Ottini, Alessandro Savo
-
Patent number: 6466097Abstract: A phase locked loop is provided that includes a phase comparator, a charge pump circuit, a loop filter, and a voltage controlled oscillator. The charge pump circuit includes two symmetric branches, feedback paths, and circuit breaking switches. Each of the symmetric branches has a constant current generator and a pulsed current generator, with one terminal of the loop filter being connected to one of the symmetric branches and the other terminal of the loop filter being connected to the other of the symmetric branches. The feedback paths control the constant current generators based on voltages at the terminals of the loop filter, and each of the circuit breaking switches couple one of the pulsed current generators and the corresponding terminal of the loop filter. The pulsed current generators supply a first current whose amplitude is proportional to an amplitude of a second current supplied by the constant current generators through the duty cycle of the first current.Type: GrantFiled: October 20, 1999Date of Patent: October 15, 2002Assignee: STMicroelectronics S.r.l.Inventors: Luca Celant, Marco Demicheli, Melchiorre Bruccoleri, Daniele Ottini
-
Publication number: 20020085650Abstract: A partial response Class 4 detector in a recording and retrieval system and method of operating the detector for correcting the timing error of the detector. The detector includes a sequence table and comparison circuitry for comparing a sequence of data samples that includes previous and subsequent data samples with allowed sequences determined from the sequence table. When the sequence is an allowed sequence then there is high likelihood that data sample is correct, and the timing error for the data sample is determined in the phase error estimator and is corrected for. Otherwise, no correction is made for the timing error. In the preferred embodiment of the invention the coordinates of the sequence table correspond to the data samples, and the slope of the data stream at the data sample is stored in the sequence table. This reduces the size and increases the speed of the phase error estimator since the slope is now provided to it from the sequence table and it does not need determine the slope.Type: ApplicationFiled: November 2, 2001Publication date: July 4, 2002Inventors: Francesco Brianti, Marco Demicheli
-
Publication number: 20020067781Abstract: A partial response Class 4 detector in a recording and retrieval system and method of operating the detector for correcting the timing error of the detector. The detector includes a sequence table and comparison circuitry for comparing a sequence of data samples that includes previous and subsequent data samples with allowed sequences determined from the sequence table. When the sequence is an allowed sequence then there is high likelihood that data sample is correct, and the timing error for the data sample is determined in the phase error estimator and is corrected for. Otherwise, no correction is made for the timing error. In the preferred embodiment of the invention the coordinates of the sequence table correspond to the data samples, and the slope of the data stream at the data sample is stored in the sequence table. This reduces the size and increases the speed of the phase error estimator since the slope is now provided to it from the sequence table and it does not need determine the slope.Type: ApplicationFiled: October 2, 2001Publication date: June 6, 2002Applicant: SGS-Thomas Microelectronics, Inc.Inventors: Francesco Brianti, Marco Demicheli
-
Patent number: 6369741Abstract: A method is provided for defining programmed values of the boost and cut-off frequency parameters of a low pass filter of pre-equalization, of a read channel for a magnetic medium mass memory device, to ensure optimal functioning conditions of the adaptive filter of final equalization. The method includes pre-programming instantaneous digital values of the boost and cut-off frequency parameters of the low pass filter of pre-equalization for each magnetic medium, as a function of purposely sensed instantaneous operating parameters of the adaptive filter that carries out the definitive equalization of the signal during a trim scanning of the magnetic medium.Type: GrantFiled: July 7, 2000Date of Patent: April 9, 2002Assignee: STMicroelectronics S.r.L.Inventors: Marco Demicheli, Giacomino Bollati, Davide Demicheli, Stefano Marchese
-
Patent number: 6359503Abstract: An elementary cell structure for programmable time-continuous analog filters and in particular for the processing of analog signals in read/write operations on magnetic supports comprises an amplifier stage provided with a pair of structurally identical transconductance half-cells connected together in a common circuit node. With a cascade of cells of this type is provided a time-continuous analog delay line which is used in a transverse time-continuous analog filter. This filter comprises a cascade of identical delay lines connected through multiplier nodes to a final summation node.Type: GrantFiled: August 12, 1997Date of Patent: March 19, 2002Assignee: SGS-Thomson Microelectronics, S.R.L.Inventors: Roberto Alini, Francesco Brianti, Valerio Pisati, Marco Demicheli
-
Patent number: 6346905Abstract: A flash analog-to-digital converter includes a bank of comparators with a differential output, generating a thermometric code, and a bank of three-input logic NOR gates. The converter has enhanced immunity to noise and reduced imprecisions by providing for a passive interface including a plurality of voltage dividers each connected between the noninverted output of a respective comparator and the inverted output of the comparator of higher order of the bank. A corresponding logic NOR gate of the bank has a first input coupled to the inverted output of the respective comparator, a second input coupled to the noninverted output of the comparator of higher order and a third input coupled to an intermediate node of the voltage divider.Type: GrantFiled: November 22, 1999Date of Patent: February 12, 2002Assignee: STMicroelectronics S.r.l.Inventors: Daniele Ottini, Melchiorre Bruccoleri, Giacomino Bollati, Marco Demicheli
-
Patent number: 6324225Abstract: A partial response Class 4 detector in a recording and retrieval system and method of operating the detector for correcting the timing error of the detector. The detector includes a sequence table and comparison circuitry for comparing a sequence of data samples that includes previous and subsequent data samples with allowed sequences determined from the sequence table. When the sequence is an allowed sequence then there is high likelihood that data sample is correct, and the timing error for the data sample is determined in the phase error estimator and is corrected for. Otherwise, no correction is made for the timing error. In the preferred embodiment of the invention the coordinates of the sequence table correspond to the data samples, and the slope of the data stream at the data sample is stored in the sequence table. This reduces the size and increases the speed of the phase error estimator since the slope is now provided to it from the sequence table and it does not need determine the slope.Type: GrantFiled: December 22, 1997Date of Patent: November 27, 2001Assignee: STMicroelectronics, Inc.Inventors: Francesco Brianti, Marco Demicheli
-
Publication number: 20010040746Abstract: A circuit device for restoring the symmetry of an analog signal originated by the reading of data from magnetic supports, including at least one differential cell multiplier whose cell includes a pair of input MOS transistors having respective conduction terminals linked together at a circuit node. Advantageously, provided in parallel with each of the cell input transistors, are a plurality of transistors individually connectable to and disconnectable from each of the input transistors by corresponding switches.Type: ApplicationFiled: March 8, 2001Publication date: November 15, 2001Inventors: Valerio Pisati, Marco Demicheli, Melchiorre Bruccoleri