Patents by Inventor Mark A. Bordogna
Mark A. Bordogna has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230367362Abstract: Examples described herein relate to multiple processor nodes which are physically separate with interfaces to a common network interface. A local processor can run a timing recovery algorithm, and tune the master timer to align with the network domain to cause the master timer and network timing domains to be in the same domain. A common master timer can be used to align time stamps of independent processor nodes. A processor node can use the common master timer as a reference and the processor does not need to communicate with another processor to synchronize its timer.Type: ApplicationFiled: May 16, 2023Publication date: November 16, 2023Inventors: Mark BORDOGNA, Jonathan A. ROBINSON
-
Publication number: 20230370241Abstract: Examples described herein relate to a in a group of servers: the servers attempting to perform timing synchronization based on a first group of timing signals sent via a first path. In some examples, the first comprises a first connection and based on disruption of communications by the first connection between servers in the group of servers. In some examples, the servers attempting to perform timing synchronization based on a second group of timing signals sent via a second path. In some examples, the second path does not traverse the first connection.Type: ApplicationFiled: June 5, 2023Publication date: November 16, 2023Inventors: Daniel Christian BIEDERMAN, Mark BORDOGNA, Christopher S. HALL, James COLEMAN
-
Patent number: 11805042Abstract: Technologies for timestamping data packets with forward error correction is disclosed. Alignment markers may be inserted in a data stream in order to assist with synchronization on the receiving end. After insertion of the alignment markers, a start of frame delimiter or other trigger may be detected, triggering a timestamp corresponding to the start of frame delimiter or other trigger. The data and the timestamp are sent to a remote compute device, which may timestamp the data before removing the alignment markers. With this approach, insertion of the alignment markers does not lead to a deviation in the timestamp of the sending compute device or the receiving compute device.Type: GrantFiled: September 20, 2022Date of Patent: October 31, 2023Assignee: Intel CorporationInventors: Yoni Landau, Janardhan Satyanarayana, Assaf Benhamou, Mark Bordogna
-
Patent number: 11711159Abstract: In a transceiver, the accuracy of a packet time stamp can be improved by compensating for errors introduced by processing of the packet. A received packet can be received via multiple lanes. A packet time stamp can be measured using a start of frame delimiter (SFD). A last arriving lane can be used to provide a recovered clock signal. A phase offset between the recovered clock signal and the system clock of the transceiver can be used to adjust the time stamp. A position of the SFD within a data block can be used to adjust the time stamp. A position of the data block within a combined group of data blocks can be used to adjust the time stamp. Also, a serializer-deserializer delay associated with the last arriving lane can be used to adjust the time stamp.Type: GrantFiled: December 24, 2020Date of Patent: July 25, 2023Assignee: Intel CorporationInventors: Mark Bordogna, Janardhan Satyanarayana, Yoni Landau, Diwakar Suvvari
-
Patent number: 11693448Abstract: Examples described herein relate to multiple processor nodes which are physically separate with interfaces to a common network interface. A local processor can run a timing recovery algorithm, and tune the master timer to align with the network domain to cause the master timer and network timing domains to be in the same domain. A common master timer can be used to align time stamps of independent processor nodes. A processor node can use the common master timer as a reference and the processor does not need to communicate with another processor to synchronize its timer.Type: GrantFiled: December 24, 2019Date of Patent: July 4, 2023Assignee: Intel CorporationInventors: Mark Bordogna, Jonathan A. Robinson
-
Patent number: 11671194Abstract: Technologies for high-precision timestamping of data packets is disclosed. Several sources of errors that may arise when timestamping the arrival or sending of data packets may be determined and corrected, including variable latencies, semi-static latencies, and fixed latencies. In the illustrative embodiment, a variable latency may arise due to a phase difference between a clock of a network interface card and a system clock. When a trigger pattern is detected, such as the start of a data packet, a trigger may be sent from a circuit synchronized to the clock of the network interface card to a circuit synchronized to the system clock. The phase difference between the edge of the clock on the network interface card and the edge of the clock of the system clock leads to an error in the timestamp value. Determining the phase difference allows for the error in the timestamp value to be corrected.Type: GrantFiled: November 16, 2021Date of Patent: June 6, 2023Assignee: Intel CorporationInventors: Mark A. Bordogna, Janardhan H. Satyanarayana, Larry N. Wakeman, Robert G. Southworth, Mika Nystroem
-
Publication number: 20230077631Abstract: Examples described herein relate to a network interface device that includes a host interface; a network interface; and circuitry to: receive time information of a device that executes a service and based on the time information being outside of a permitted jitter range for the service, perform one or more actions to cause execution of the service on a device that operates based on a clock signal within a permitted jitter range.Type: ApplicationFiled: November 22, 2022Publication date: March 16, 2023Inventors: Daniel Christian BIEDERMAN, Mark BORDOGNA
-
Publication number: 20230016505Abstract: Technologies for timestamping data packets with forward error correction is disclosed. Alignment markers may be inserted in a data stream in order to assist with synchronization on the receiving end. After insertion of the alignment markers, a start of frame delimiter or other trigger may be detected, triggering a timestamp corresponding to the start of frame delimiter or other trigger. The data and the timestamp are sent to a remote compute device, which may timestamp the data before removing the alignment markers. With this approach, insertion of the alignment markers does not lead to a deviation in the timestamp of the sending compute device or the receiving compute device.Type: ApplicationFiled: September 20, 2022Publication date: January 19, 2023Applicant: Intel CorporationInventors: Yoni Landau, Janardhan Satyanarayana, Assaf Benhamou, Mark Bordogna
-
Patent number: 11546241Abstract: Technologies for timestamping data packets with forward error correction is disclosed. Alignment markers may be inserted in a data stream in order to assist with synchronization on the receiving end. After insertion of the alignment markers, a start of frame delimiter or other trigger may be detected, triggering a timestamp corresponding to the start of frame delimiter or other trigger. The data and the timestamp are sent to a remote compute device, which may timestamp the data before removing the alignment markers. With this approach, insertion of the alignment markers does not lead to a deviation in the timestamp of the sending compute device or the receiving compute device.Type: GrantFiled: October 18, 2021Date of Patent: January 3, 2023Assignee: Intel CorporationInventors: Yoni Landau, Janardhan H. Satyanarayana, Assaf Benhamou, Mark A. Bordogna
-
Publication number: 20220337683Abstract: Examples described herein relate to a network interface device that includes circuitry to determine a target time domain in which to translate a time stamp associated with a workload and identify the target time domain to cause translation of the time stamp associated with the workload to the target time domain. In some examples, the network interface device stores time domain translation parameters of time stamps from a first time domain to one or more time domains and the network interface device translates the time stamp from the first time domain to the one or more time domains. In some examples, the network interface device comprises circuitry to store time domain translation parameters of time stamps from a first time domain to one or more time domains and the server is to perform translation of the time stamp from the first time domain to the one or more time domains based on the time domain translation parameters.Type: ApplicationFiled: October 13, 2021Publication date: October 20, 2022Inventors: Daniel Christian BIEDERMAN, Mark BORDOGNA, Srinivasan S. IYENGAR
-
Publication number: 20220271855Abstract: Optical and electrical modules with enhanced features and associated apparatus and methods. The optical modules are configured to implement one or more features that are offloaded from Ethernet devices to which the optical modules are configured to be attached. The features include support for timestamping packets and preamble using IEEE 1588 Precision Time Protocol (PTP) profiles, support for implementing IEEE 1588 one-step operations, support for implementing IEEE 1588 Ethernet Synchronous Clocks (SyncE) profiles, support for In-Band Network Telemetry (INT), and support for implementing a MACsec security protocol defined by IEEE standard 802.1AD. The enhanced features provided by the optical modules enable Ethernet devices to be upgraded to support the enhanced features by replacing conventional optical modules with the optical modules disclosed herein. Support for White Rabbit IEEE PTP and SyncE profiles is also provided.Type: ApplicationFiled: February 9, 2022Publication date: August 25, 2022Inventors: Daniel Christian BIEDERMAN, Pat WANG, Mark BORDOGNA, Raghuram NARAYAN, Renuka SAPKAL
-
Publication number: 20220150149Abstract: Technologies for timestamping data packets with forward error correction is disclosed. Alignment markers may be inserted in a data stream in order to assist with synchronization on the receiving end. After insertion of the alignment markers, a start of frame delimiter or other trigger may be detected, triggering a timestamp corresponding to the start of frame delimiter or other trigger. The data and the timestamp are sent to a remote compute device, which may timestamp the data before removing the alignment markers. With this approach, insertion of the alignment markers does not lead to a deviation in the timestamp of the sending compute device or the receiving compute device.Type: ApplicationFiled: October 18, 2021Publication date: May 12, 2022Inventors: Yoni Landau, Janardhan H. Satyanarayana, Assaf BENHAMOU, Mark A. Bordogna
-
Publication number: 20220077946Abstract: Technologies for high-precision timestamping of data packets is disclosed. Several sources of errors that may arise when timestamping the arrival or sending of data packets may be determined and corrected, including variable latencies, semi-static latencies, and fixed latencies. In the illustrative embodiment, a variable latency may arise due to a phase difference between a clock of a network interface card and a system clock. When a trigger pattern is detected, such as the start of a data packet, a trigger may be sent from a circuit synchronized to the clock of the network interface card to a circuit synchronized to the system clock. The phase difference between the edge of the clock on the network interface card and the edge of the clock of the system clock leads to an error in the timestamp value. Determining the phase difference allows for the error in the timestamp value to be corrected.Type: ApplicationFiled: November 16, 2021Publication date: March 10, 2022Applicant: Intel CorporationInventors: Mark A. Bordogna, Janardhan H. Satyanarayana, Larry N. Wakeman, Robert G. Southworth, Mika Nystroem
-
Patent number: 11265096Abstract: In a transceiver, the accuracy of a packet time stamp can be improved by compensating for errors introduced by processing of the packet. A received packet can be received via multiple lanes. A packet time stamp can be measured using a start of frame delimiter (SFD). A last arriving lane can be used to provide a recovered clock signal. A phase offset between the recovered clock signal and the system clock of the transceiver can be used to adjust the time stamp. A position of the SFD within a data block can be used to adjust the time stamp. A position of the data block within a combined group of data blocks can be used to adjust the time stamp. Also, a serializer-deserializer delay associated with the last arriving lane can be used to adjust the time stamp.Type: GrantFiled: May 13, 2019Date of Patent: March 1, 2022Assignee: Intel CorporationInventors: Mark Bordogna, Janardhan Satyanarayana, Yoni Landau, Diwakar Suvvari
-
Publication number: 20220006607Abstract: Examples described herein relate to a first central processing unit (CPU) node to generate time stamp counter (TSC) values based on a first clock signal and a second CPU node to generate TSC values based on a second clock signal. In some examples, the first CPU node is to determine at least one network timer time stamp based on the TSC values based on the first clock signal and the second CPU node is to determine at least one network timer time stamp based on the TSC values based on the second clock signal. In some examples, determine at least one network timer time stamp based on the TSC values based on the first clock signal is based on (i) a relationship between the first clock signal and a network interface device main timer and (ii) a relationship between a network timer source and the network interface device main timer.Type: ApplicationFiled: September 14, 2021Publication date: January 6, 2022Inventors: Mark BORDOGNA, Jonathan A. ROBINSON, Srinivasan S. IYENGAR
-
Patent number: 11212024Abstract: Technologies for high-precision timestamping of data packets is disclosed. Several sources of errors that may arise when timestamping the arrival or sending of data packets may be determined and corrected, including variable latencies, semi-static latencies, and fixed latencies. In the illustrative embodiment, a variable latency may arise due to a phase difference between a clock of a network interface card and a system clock. When a trigger pattern is detected, such as the start of a data packet, a trigger may be sent from a circuit synchronized to the clock of the network interface card to a circuit synchronized to the system clock. The phase difference between the edge of the clock on the network interface card and the edge of the clock of the system clock leads to an error in the timestamp value. Determining the phase difference allows for the error in the timestamp value to be corrected.Type: GrantFiled: April 7, 2017Date of Patent: December 28, 2021Assignee: Intel CorporationInventors: Mark A. Bordogna, Janardhan H. Satyanarayana, Larry N. Wakeman, Robert G. Southworth, Mika Nystroem
-
Patent number: 11153191Abstract: Technologies for timestamping data packets with forward error correction is disclosed. Alignment markers may be inserted in a data stream in order to assist with synchronization on the receiving end. After insertion of the alignment markers, a start of frame delimiter or other trigger may be detected, triggering a timestamp corresponding to the start of frame delimiter or other trigger. The data and the timestamp are sent to a remote compute device, which may timestamp the data before removing the alignment markers. With this approach, insertion of the alignment markers does not lead to a deviation in the timestamp of the sending compute device or the receiving compute device.Type: GrantFiled: March 30, 2018Date of Patent: October 19, 2021Assignee: Intel CorporationInventors: Yoni Landau, Janardhan H. Satyanarayana, Assaf Benhamou, Mark A. Bordogna
-
Publication number: 20210211214Abstract: Methods and apparatus for data plane control of network time sync protocol in multi-host systems. A network interface controller (NIC) is configured to implement a network data plane that is associated with a software-based control plane implemented in the multi-host system. The NIC includes a primary timer and secondary timers at distributed endpoints such as network ports. The NIC receives network time packets having network timestamps and employs a secondary timer to associate a local timestamp with the packets. The network and local timestamps are compared by a network intellectual property block (network IP) in the data plane datapath to adjust the primary and secondary timer(s) to match the network time. The network IP uses a 2-bit wire protocol to increment and/or decrement the primary and secondary timer(s) that enables the timers to be adjusted with a nanosecond granularity.Type: ApplicationFiled: March 18, 2021Publication date: July 8, 2021Inventors: Mark BORDOGNA, Srinivasan S. IYENGAR
-
Publication number: 20210203428Abstract: Technologies for high-precision timestamping of data packets is disclosed. Several sources of errors that may arise when timestamping the arrival or sending of data packets may be determined and corrected, including variable latencies, semi-static latencies, and fixed latencies. In the illustrative embodiment, a variable latency may arise due to a phase difference between a clock of a network interface card and a system clock. When a trigger pattern is detected, such as the start of a data packet, a trigger may be sent from a circuit synchronized to the clock of the network interface card to a circuit synchronized to the system clock. The phase difference between the edge of the clock on the network interface card and the edge of the clock of the system clock leads to an error in the timestamp value. Determining the phase difference allows for the error in the timestamp value to be corrected.Type: ApplicationFiled: April 7, 2017Publication date: July 1, 2021Inventors: Mark A. BORDOGNA, Janardhan H. SATYANARAYANA, Larry N. WAKEMAN, Robert G. SOUTHWORTH, Mika NYSTROEM
-
Publication number: 20210152271Abstract: In a transceiver, the accuracy of a packet time stamp can be improved by compensating for errors introduced by processing of the packet. A received packet can be received via multiple lanes. A packet time stamp can be measured using a start of frame delimiter (SFD). A last arriving lane can be used to provide a recovered clock signal. A phase offset between the recovered clock signal and the system clock of the transceiver can be used to adjust the time stamp. A position of the SFD within a data block can be used to adjust the time stamp. A position of the data block within a combined group of data blocks can be used to adjust the time stamp. Also, a serializer-deserializer delay associated with the last arriving lane can be used to adjust the time stamp.Type: ApplicationFiled: December 24, 2020Publication date: May 20, 2021Inventors: Mark BORDOGNA, Janardhan SATYANARAYANA, Yoni LANDAU, Diwakar SUVVARI