Patents by Inventor Masaaki Tanimura
Masaaki Tanimura has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11372042Abstract: A semiconductor device includes a temperature sensor, a scan control circuit which generates scan chain selection information in accordance with a measurement result of the temperature sensor, a clock control circuit which generates one or more scan chain clock signals based on an external clock signal and the scan chain selection information, a pattern generation circuit which generates a test pattern, and a logic circuit which includes a plurality of scan chains and which receives the scan chain clock signals and the test pattern. The clock control circuit generates the scan chain clock signal in association with each scan chain. During a burn-in test, the logic circuit captures the test pattern into the scan chain associated with the scan chain clock signal.Type: GrantFiled: September 22, 2020Date of Patent: June 28, 2022Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Koji Suzuki, Masaaki Tanimura
-
Publication number: 20210123972Abstract: A semiconductor device includes a temperature sensor, a scan control circuit which generates scan chain selection information in accordance with a measurement result of the temperature sensor, a clock control circuit which generates one or more scan chain clock signals based on an external clock signal and the scan chain selection information, a pattern generation circuit which generates a test pattern, and a logic circuit which includes a plurality of scan chains and which receives the scan chain clock signals and the test pattern. The clock control circuit generates the scan chain clock signal in association with each scan chain. During a burn-in test, the logic circuit captures the test pattern into the scan chain associated with the scan chain clock signal.Type: ApplicationFiled: September 22, 2020Publication date: April 29, 2021Inventors: Koji SUZUKI, Masaaki TANIMURA
-
Patent number: 10608659Abstract: An A/D converter includes an A/D conversion circuit for converting an analog output signal into a digital signal, and a control circuit for controlling the A/D conversion circuit. The control circuit acquires a digital signal of a first bit indicating which level regions the voltage level of the analog output signal corresponds to in accordance with a first conversion operation by the A/D conversion circuit, sets a reference voltage corresponding to the level region based on the first bit, amplifies the difference voltage between the analog output signal and the reference voltage to correspond to the A/D conversion input range of the A/D conversion circuit, outputs an amplified analog signal, acquires a digital signal of a second bit indicating the voltage level of the amplified analog signal in accordance with a second conversion operation by the A/D conversion circuit, and synthesizes the first bit and the second bit.Type: GrantFiled: May 14, 2019Date of Patent: March 31, 2020Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Yasuyuki Tanaka, Masaaki Tanimura
-
Publication number: 20190386671Abstract: An A/D converter includes an A/D conversion circuit for converting an analog output signal into a digital signal, and a control circuit for controlling the A/D conversion circuit. The control circuit acquires a digital signal of a first bit indicating which level regions the voltage level of the analog output signal corresponds to in accordance with a first conversion operation by the A/D conversion circuit, sets a reference voltage corresponding to the level region based on the first bit, amplifies the difference voltage between the analog output signal and the reference voltage to correspond to the A/D conversion input range of the A/D conversion circuit, outputs an amplified analog signal, acquires a digital signal of a second bit indicating the voltage level of the amplified analog signal in accordance with a second conversion operation by the A/D conversion circuit, and synthesizes the first bit and the second bit.Type: ApplicationFiled: May 14, 2019Publication date: December 19, 2019Inventors: Yasuyuki TANAKA, Masaaki TANIMURA
-
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND MANUFACTURING METHOD OF ELECTRONIC DEVICE USING THE SAME
Publication number: 20150365049Abstract: A semiconductor integrated circuit device having a function to perform oscillation in combination with a crystal oscillator, includes: a first impedance element including a first external terminal coupled to one terminal of the crystal oscillator, a second external terminal coupled to the other terminal of the crystal oscillator, and first and second terminals coupled to the first and second external terminals when the oscillation is performed; a first variable capacitance circuit coupled to the first terminal of the feedback impedance element, and a configuration circuit for setting a capacitance value of the first variable capacitance circuit. A measurement signal is supplied to the second terminal of the feedback impedance element, and in response to this, the capacitance value of the first variable capacitance circuit is set by the configuration circuit based on the delay time of an observation signal generated at the first terminal with respect to the measurement signal.Type: ApplicationFiled: June 12, 2015Publication date: December 17, 2015Inventors: Osamu OZAWA, Soshiro NISHIOKA, Takashi NAKAMURA, Susumu ABE, Kazuya TANIGUCHI, Masaaki TANIMURA -
Publication number: 20070198885Abstract: A semiconductor integrated circuit includes a pin section, internal circuits, an interface section, an expectation value generation circuit, a comparison circuit and a waveform generation circuit. In a first test mode, the expectation value generation circuit generates expectation values of operation signals to be generated by the interface section when first test signals having the same waveform are input via respective pins of the pin section, and the comparison circuit compares operation signals that are actually produced by the interface section with the respective expectation values and produces comparison results. In a second test mode, the waveform generation circuit supplies second test signals to the interface section, and the interface section outputs test output signals having the same waveform to the external system via respective pins of the pin section.Type: ApplicationFiled: April 19, 2007Publication date: August 23, 2007Applicant: Renesas Technology Corp.Inventor: Masaaki Tanimura
-
Patent number: 7222279Abstract: A semiconductor integrated circuit includes a pin section, internal circuits, an interface section, an expectation value generation circuit, a comparison circuit and a waveform generation circuit. In a first test mode, the expectation value generation circuit generates expectation values of operation signals to be generated by the interface section when first test signals having the same waveform are input via respective pins of the pin section, and the comparison circuit compares operation signals that are actually produced by the interface section with the respective expectation values and produces comparison results. In a second test mode, the waveform generation circuit supplies second test signals to the interface section, and the interface section outputs test output signals having the same waveform to the external system via respective pins of the pin section.Type: GrantFiled: May 1, 2003Date of Patent: May 22, 2007Assignee: Renesas Technology Corp.Inventor: Masaaki Tanimura
-
Patent number: 6784684Abstract: In a testing board (300C), one end of each of a plurality of first wirings (310) and one end of each of a plurality of second wirings (320) are connected to a common point (340). The other end of each of the second wirings (320) is connected to a terminal (12a-12f) of a semiconductor device (10) under test. The second wirings (320) have almost the same length. Signals outputted from drivers of a tester pin (130) to the first wirings (310) are composed at the common point (340), and the composite wave is inputted to the terminal (12a-12f) through each of the second wirings (320). A relay (350) is provided at a midpoint of each of the second wirings (320) and is controlled such that the signals can be inputted to, for example, the terminal (12b) from the driver of the tester pin (130) through one of third wirings (330).Type: GrantFiled: July 22, 2002Date of Patent: August 31, 2004Assignee: Renesas Technology Corp.Inventor: Masaaki Tanimura
-
Patent number: 6774657Abstract: Versatility of an inspection apparatus suitable for use in a burn-in inspection operation is improved so as to enable inspection of various semiconductor integrated circuits. A plurality of relay pins which are electrically connected to wiring patterns laid on a base board are provided. Sockets for receiving a semiconductor integrated circuits are mounted on a base board. An exchange board is provided for electrically connecting socket terminals of the socket to specific relay pins. The exchange board is mounted on the base board via spacers. In accordance with the type of semiconductor integrated circuits, the exchange board and the socket are replaced.Type: GrantFiled: December 7, 2000Date of Patent: August 10, 2004Assignee: Renesas Technology Corp.Inventors: Osamu Hashimoto, Masaaki Tanimura
-
Publication number: 20040143782Abstract: A semiconductor integrated circuit includes a pin section, internal circuits, an interface section, an expectation value generation circuit, a comparison circuit and a waveform generation circuit. In a first test mode, the expectation value generation circuit generates expectation values of operation signals to be generated by the interface section when first test signals having the same waveform are input via respective pins of the pin section, and the comparison circuit compares operation signals that are actually produced by the interface section with the respective expectation values and produces comparison results. In a second test mode, the waveform generation circuit supplies second test signals to the interface section, and the interface section outputs test output signals having the same waveform to the external system via respective pins of the pin section.Type: ApplicationFiled: May 1, 2003Publication date: July 22, 2004Applicant: RENESAS TECHNOLOGY CORP.Inventor: Masaaki Tanimura
-
Patent number: 6750672Abstract: An apparatus to be inspected is mounted on one surface of a socket board. An auxiliary inspecting apparatus for adjusting timing of write signals transmitted from a semiconductor inspecting apparatus is mounted on the other surface of the socket board. Input/output (I/O) pins of the auxiliary inspecting apparatus are connected to corresponding I/O pins of the inspected device via through holes in the socket board on a one-to-one basis. This semiconductor inspecting method is thus capable of easily suppressing the delay difference between a plurality of signals output from the semiconductor inspecting apparatus.Type: GrantFiled: April 10, 2002Date of Patent: June 15, 2004Assignee: Renesas Technology Corp.Inventors: Masaaki Tanimura, Mitsuhiro Hamada, Osamu Hashimoto
-
Publication number: 20030057940Abstract: In a testing board (300C), one end of each of a plurality of first wirings (310) and one end of each of a plurality of second wirings (320) are connected to a common point (340). The other end of each of the second wirings (320) is connected to a terminal (12a-12f) of a semiconductor device (10) under test. The second wirings (320) have almost the same length. Signals outputted from drivers of a tester pin (130) to the first wirings (310) are composed at the common point (340), and the composite wave is inputted to the terminal (12a-12f) through each of the second wirings (320). A relay (350) is provided at a midpoint of each of the second wirings (320) and is controlled such that the signals can be inputted to, for example, the terminal (12b) from the driver of the tester pin (130) through one of third wirings (330).Type: ApplicationFiled: July 22, 2002Publication date: March 27, 2003Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventor: Masaaki Tanimura
-
Publication number: 20030016045Abstract: An apparatus to be inspected is mounted on one surface of a socket board. An auxiliary inspecting apparatus for adjusting timing of write signals transmitted from a semiconductor inspecting apparatus is mounted on the other surface of the socket board. Input/output (I/O) pins of the auxiliary inspecting apparatus are connected to corresponding I/O pins of the inspected device via through holes in the socket board on a one-to-one basis. This semiconductor inspecting method is thus capable of easily suppressing the delay difference between a plurality of signals output from the semiconductor inspecting apparatus.Type: ApplicationFiled: April 10, 2002Publication date: January 23, 2003Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Masaaki Tanimura, Mitsuhiro Hamada, Osamu Hashimoto
-
Patent number: 6479363Abstract: A coincidence detection circuit 42 is furnished to check whether a plurality of output signals read from a plurality of memory cell arrays CELL0 through CELL3 coincide with one another. A representative output buffer 36 is provided to have the output signal from the cell array CELL0 reach a representative pin DQ0 if the output signals are judged to coincide with one another, and to block the output signal from the cell array CELL0 while putting the representative pin DQ0 in a high-impedance state if the output signals are not judged to coincide. Input/output pins DQ1 through DQ3 are furnished with ordinary output buffers 32.Type: GrantFiled: September 20, 2000Date of Patent: November 12, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Masaaki Tanimura
-
Publication number: 20010050569Abstract: Versatility of an inspection apparatus suitable for use in a burn-in inspection operation is improved so as to enable inspection of various semiconductor integrated circuits. A plurality of relay pins which are electrically connected to wiring patterns laid on a base board are provided. Sockets for receiving a semiconductor integrated circuits are mounted on a base board. An exchange board is provided for electrically connecting socket terminals of the socket to specific relay pins. The exchange board is mounted on the base board via spacers. In accordance with the type of semiconductor integrated circuits, the exchange board and the socket are replaced.Type: ApplicationFiled: December 7, 2000Publication date: December 13, 2001Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Osamu Hashimoto, Masaaki Tanimura
-
Patent number: 6317373Abstract: In a DRAM, a first selector selects one bit of data out of four bits of data read from a memory portion, and provides the data to a data output buffer. Data output buffer is controlled by an output enable signal generated from a determination signal and the like, provides to a data input/output terminal the data from first selector when the four bits of data all match, and causes the data input/output terminal to enter the high impedance state when no match occurs. Since a second selector for selecting either one of read data and determination signal is no longer required, the delay of read data caused by the second selector can be eliminated so that a higher access speed can be achieved.Type: GrantFiled: July 12, 2000Date of Patent: November 13, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Masaaki Tanimura
-
Synchronous semiconductor memory device in which current consumed by input buffer circuit is reduced
Patent number: 5880998Abstract: An external clock enable signal is taken in accordance with a first internal clock signal from clock buffer circuit from which an input buffer enable signal is generated to be input to input buffer circuit. Current path in the input buffer circuit is shut off in accordance with the input buffer enable signal. Since the state of the input buffer enable signal is changed in synchronization with the rise of the internal clock signal, the set up time of the external signal can be sufficiently ensured while current consumption of input buffer circuit can be reduced.Type: GrantFiled: October 29, 1997Date of Patent: March 9, 1999Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Masaaki Tanimura, Yasuhiro Konishi