Patents by Inventor Masao Shingu
Masao Shingu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9379320Abstract: According to one embodiment, a nonvolatile memory device includes a memory section. The memory section includes a first insulating layer, a second insulating layer and a pair of electrodes. The second insulating layer is formed on and in contact with the first insulating layer. The second insulating layer has at least one of a composition different from a composition of the first insulating layer and a phase state different from a phase state of the first insulating layer. The pair of electrodes is capable of passing a current through a current path along a boundary portion between the first insulating layer and the second insulating layer. An electrical resistance of the current path is changed by a voltage applied between the pair of electrodes.Type: GrantFiled: January 31, 2012Date of Patent: June 28, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Masao Shingu, Akira Takashima, Koichi Muraoka
-
Publication number: 20160104802Abstract: According to an aspect of the present invention, there is provided a nonvolatile semiconductor memory element including: a semiconductor substrate including: a source region; a drain region; and a channel region; a lower insulating film that is formed on the channel region; a charge storage film that is formed on the lower insulating film and that stores data; an upper insulating film that is formed on the charge storage film; and a control gate that is formed on the upper insulating film, wherein the upper insulating film includes: a first insulting film; and a second insulating film that is laminated with the first insulating film, and wherein the first insulating film is formed to have a trap level density larger than that of the second insulating film.Type: ApplicationFiled: December 16, 2015Publication date: April 14, 2016Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Masao SHINGU, Jun FUJIKI, Naoki YASUDA, Koichi MURAOKA
-
Publication number: 20160079269Abstract: According to an embodiment, a nonvolatile semiconductor memory device comprises a plurality of conductive layers stacked in a first direction via an inter-layer insulating layer. In addition, the nonvolatile semiconductor memory device comprises: a semiconductor layer having the first direction as a longer direction; a tunnel insulating layer contacting a side surface of the semiconductor layer; a charge accumulation layer contacting a side surface of the tunnel insulating layer; and a block insulating layer contacting a portion facing the conductive layer, of a side surface of the charge accumulation layer. Moreover, the portion facing the conductive layer, of the charge accumulation layer is thinner compared to a portion facing the inter-layer insulating layer, of the charge accumulation layer.Type: ApplicationFiled: July 14, 2015Publication date: March 17, 2016Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Katsuyuki SEKINE, Masaaki Higuchi, Masao Shingu, Hirokazu Ishigaki, Naoki Yasuda
-
Publication number: 20160064408Abstract: According to an embodiment, a nonvolatile semiconductor memory device comprises: a plurality of conductive layers stacked in a first direction via an inter-layer insulating layer; a semiconductor layer having the first direction as a longer direction; a tunnel insulating layer contacting a side surface of the semiconductor layer; a charge accumulation layer contacting a side surface of the tunnel insulating layer; and a block insulating layer contacting a side surface of the charge accumulation layer. The inter-layer insulating layer comprises: a first silicon oxide layer; a first metal oxide layer; and a first silicon nitride layer. The first metal oxide layer is formed on a first surface facing the conductive layer, of the first silicon oxide layer. The first silicon nitride layer is formed on the first surface via the first metal oxide layer.Type: ApplicationFiled: July 22, 2015Publication date: March 3, 2016Applicant: Kabushiki Kaisha ToshibaInventors: Masao SHINGU, Masaaki HIGUCHI, Katsuyuki SEKINE, Kazuhiro MATSUO
-
Patent number: 9252290Abstract: According to an aspect of the present invention, there is provided a nonvolatile semiconductor memory element including: a semiconductor substrate including: a source region; a drain region; and a channel region; a lower insulating film that is formed on the channel region; a charge storage film that is formed on the lower insulating film and that stores data; an upper insulating film that is formed on the charge storage film; and a control gate that is formed on the upper insulating film, wherein the upper insulating film includes: a first insulting film; and a second insulating film that is laminated with the first insulating film, and wherein the first insulating film is formed to have a trap level density larger than that of the second insulating film.Type: GrantFiled: March 16, 2015Date of Patent: February 2, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Masao Shingu, Jun Fujiki, Naoki Yasuda, Koichi Muraoka
-
Patent number: 9246014Abstract: According to an aspect of the present invention, there is provided a nonvolatile semiconductor memory element including: a semiconductor substrate including: a source region; a drain region; and a channel region; a lower insulating film that is formed on the channel region; a charge storage film that is formed on the lower insulating film and that stores data; an upper insulating film that is formed on the charge storage film; and a control gate that is formed on the upper insulating film, wherein the upper insulating film includes: a first insulting film; and a second insulating film that is laminated with the first insulating film, and wherein the first insulating film is formed to have a trap level density larger than that of the second insulating film.Type: GrantFiled: March 16, 2015Date of Patent: January 26, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Masao Shingu, Jun Fujiki, Naoki Yasuda, Koichi Muraoka
-
Patent number: 9224874Abstract: A semiconductor storage device according to the present embodiment includes a semiconductor substrate. A tunnel insulating film is provided on the semiconductor substrate. A charge accumulation layer is provided on the tunnel insulating film. An intermediate dielectric film is provided on the charge accumulation layer. A control gate electrode is formed on the intermediate dielectric film. The intermediate dielectric film includes a laminated film of silicon oxide films of multiple layers and silicon nitride films of at least one layer, and a silicon oxynitride film provided between adjacent ones of the silicon oxide films and the silicon nitride films.Type: GrantFiled: March 7, 2014Date of Patent: December 29, 2015Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Kazuhiro Matsuo, Masayuki Tanaka, Masao Shingu, Kensei Takahashi, Fumiki Aiso
-
Publication number: 20150263034Abstract: According to one embodiment, a semiconductor memory device includes a stacked body having a plurality of electrode layers containing boron and silicon, and a plurality of insulating layers each provided between the electrode layers; a channel body penetrating through the stacked body; and a memory film provided between the channel body and each of the electrode layer. The memory film includes a tunnel film, a charge storage film, and a block film, provided in order from the channel body side. The block film includes a silicon nitride film, and a first silicon oxide film provided between the silicon nitride film and the electrode layer and being in contact with the electrode layer.Type: ApplicationFiled: September 10, 2014Publication date: September 17, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Masaaki HIGUCHI, Hirokazu ISHIGAKI, Masao SHINGU, Katsuyuki SEKINE
-
Publication number: 20150263126Abstract: According to one embodiment, a plurality of electrode films, a semiconductor pillar, a tunnel insulating film, a charge storage film, and a block insulating film. The plurality of electrode films are arranged to be separated each other along a first direction. The block insulating film includes a silicon oxide layer, and a high dielectric constant layer made of high dielectric constant material having a dielectric constant higher than a dielectric constant of silicon oxide. The high dielectric constant layer has a first portion and a second portion. The first portion is disposed between the semiconductor pillar and a space between the electrode films. The second portion is disposed between the semiconductor pillar and the electrode films. In a direction perpendicular to the first direction, a thickness of the first portion is thinner than a thickness of the second portion.Type: ApplicationFiled: March 11, 2015Publication date: September 17, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Masao SHINGU, Katsuyuki Sekine
-
Publication number: 20150255482Abstract: A semiconductor storage device according to an embodiment includes a semiconductor layer. A tunnel dielectric film is formed on the semiconductor layer. A charge accumulation layer is formed on the tunnel dielectric film. A block film is formed on the charge accumulation layer. A control gate is formed on the block film. The block film includes a metal oxide film containing nitrogen in a concentration range equal to or lower than 5×1021 atoms/cm3 and consisting mainly of aluminum.Type: ApplicationFiled: June 20, 2014Publication date: September 10, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Kensei TAKAHASHI, Kazuhiro Matsuo, Fumiki Aiso, Masao Shingu, Masayuki Tanaka
-
Patent number: 9117848Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a fin structure stacked in order of a first oxide layer, a semiconductor layer and a second oxide layer in a first direction perpendicular to a surface of the semiconductor substrate, the fin structure extending in a second direction parallel to the surface of the semiconductor substrate, and a gate structure stacked in order of a gate oxide layer, a charge storage layer, a block insulating layer and a control gate electrode in a third direction perpendicular to the first and second directions from a surface of the semiconductor layer in the third direction.Type: GrantFiled: January 29, 2013Date of Patent: August 25, 2015Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Haruka Kusai, Kiwamu Sakuma, Masao Shingu, Shosuke Fujii, Masahiro Kiyotoshi
-
Publication number: 20150200307Abstract: A semiconductor storage device according to the present embodiment includes a semiconductor substrate. A tunnel insulating film is provided on the semiconductor substrate. A charge accumulation layer is provided on the tunnel insulating film. An intermediate dielectric film is provided on the charge accumulation layer. A control gate electrode is formed on the intermediate dielectric film. The intermediate dielectric film includes a laminated film of silicon oxide films of multiple layers and silicon nitride films of at least one layer, and a silicon oxynitride film provided between adjacent ones of the silicon oxide films and the silicon nitride films.Type: ApplicationFiled: March 7, 2014Publication date: July 16, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: KAZUHIRO MATSUO, MASAYUKI TANAKA, MASAO SHINGU, KENSEI TAKAHASHI, FUMIKI AISO
-
Publication number: 20150194520Abstract: According to an aspect of the present invention, there is provided a nonvolatile semiconductor memory element including: a semiconductor substrate including: a source region; a drain region; and a channel region; a lower insulating film that is formed on the channel region; a charge storage film that is formed on the lower insulating film and that stores data; an upper insulating film that is formed on the charge storage film; and a control gate that is formed on the upper insulating film, wherein the upper insulating film includes: a first insulting film; and a second insulating film that is laminated with the first insulating film, and wherein the first insulating film is formed to have a trap level density larger than that of the second insulating film.Type: ApplicationFiled: March 16, 2015Publication date: July 9, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Masao SHINGU, Jun FUJIKI, Naoki YASUDA, Koichi MURAOKA
-
Publication number: 20150187792Abstract: According to an aspect of the present invention, there is provided a nonvolatile semiconductor memory element including: a semiconductor substrate including: a source region; a drain region; and a channel region; a lower insulating film that is formed on the channel region; a charge storage film that is formed on the lower insulating film and that stores data; an upper insulating film that is formed on the charge storage film; and a control gate that is formed on the upper insulating film, wherein the upper insulating film includes: a first insulting film; and a second insulating film that is laminated with the first insulating film, and wherein the first insulating film is formed to have a trap level density larger than that of the second insulating film.Type: ApplicationFiled: March 16, 2015Publication date: July 2, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Masao SHINGU, Jun FUJIKI, Naoki YASUDA, Koichi MURAOKA
-
Patent number: 9012978Abstract: According to an aspect of the present invention, there is provided a nonvolatile semiconductor memory element including: a semiconductor substrate including: a source region; a drain region; and a channel region; a lower insulating film that is formed on the channel region; a charge storage film that is formed on the lower insulating film and that stores data; an upper insulating film that is formed on the charge storage film; and a control gate that is formed on the upper insulating film, wherein the upper insulating film includes: a first insulting film; and a second insulating film that is laminated with the first insulating film, and wherein the first insulating film is formed to have a trap level density larger than that of the second insulating film.Type: GrantFiled: August 30, 2013Date of Patent: April 21, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Masao Shingu, Jun Fujiki, Naoki Yasuda, Koichi Muraoka
-
Patent number: 8987809Abstract: According to an aspect of the present invention, there is provided a nonvolatile semiconductor memory element including: a semiconductor substrate including: a source region; a drain region; and a channel region; a lower insulating film that is formed on the channel region; a charge storage film that is formed on the lower insulating film and that stores data; an upper insulating film that is formed on the charge storage film; and a control gate that is formed on the upper insulating film, wherein the upper insulating film includes: a first insulting film; and a second insulating film that is laminated with the first insulating film, and wherein the first insulating film is formed to have a trap level density larger than that of the second insulating film.Type: GrantFiled: August 30, 2013Date of Patent: March 24, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Masao Shingu, Jun Fujiki, Naoki Yasuda, Koichi Muraoka
-
Publication number: 20150069489Abstract: According to an embodiment, a non-volatile storage device includes a first layer, a second layer formed on the first layer, a stacked body including a plurality of conductive films stacked on the second layer, and a semiconductor pillar which penetrates the stacked body and the second layer and reaches the first layer. The semiconductor pillar includes a semiconductor film formed along an extending direction of the semiconductor pillar, and a memory film which covers a periphery of the semiconductor film. The memory film includes a first portion formed between the stacked body and the semiconductor film and a second portion formed between the second layer and the semiconductor film. An outer periphery of the second portion in a plane perpendicular to the extending direction is wider than an outer periphery of the first portion on a second layer side of the stacked body.Type: ApplicationFiled: March 2, 2014Publication date: March 12, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Masaaki HIGUCHI, Masaru KITO, Masao SHINGU
-
Patent number: 8754467Abstract: A semiconductor device includes: a semiconductor region; a plurality of stacked structures each of which is disposed on the semiconductor region and has a tunnel insulating film, a charge storage layer, an upper insulating layer, and a control electrode stacked sequentially; an element isolation insulating layer disposed on side faces of the plurality of stacked structures; and a source-drain region disposed on the semiconductor region and among the plurality of stacked structures. The element isolation insulating layer includes at least one of SiO2, SiN, and SiON, the upper insulating layer is an oxide containing at least one metal M selected from the group consisting of a rare earth metal, Y, Zr, and Hf, and Si, and respective lengths Lcharge, Ltop, and Lgate of the charge storage layer, the upper insulating layer, and the control electrode in a channel length direction satisfy the relation “Lcharge<Ltop and Lgate<Ltop”.Type: GrantFiled: July 18, 2013Date of Patent: June 17, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Masao Shingu, Akira Takashima, Koichi Muraoka
-
Patent number: 8710580Abstract: According to one embodiment, a semiconductor device includes first to n-th semiconductor layers (n is a natural number equal to or more than 2) being stacked in order from a surface of an insulating layer in a first direction perpendicular to the surface of the insulating layer, the first to n-th semiconductor layers extending in a second direction parallel to the surface of the insulating layer, the first to n-th semiconductor layers being insulated from each other, a common electrode connected to the first to n-th semiconductor layers in a first end of the second direction thereof, and a layer select transistor which uses the first to n-th semiconductor layers as channels and which selects one of the first to n-th semiconductor layers.Type: GrantFiled: November 29, 2012Date of Patent: April 29, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Kiwamu Sakuma, Haruka Kusai, Shosuke Fujii, Li Zhang, Masahiro Kiyotoshi, Masao Shingu
-
Patent number: 8704290Abstract: According to an aspect of the present invention, there is provided a nonvolatile semiconductor memory element including: a semiconductor substrate including: a source region; a drain region; and a channel region; a lower insulating film that is formed on the channel region; a charge storage film that is formed on the lower insulating film and that stores data; an upper insulating film that is formed on the charge storage film; and a control gate that is formed on the upper insulating film, wherein the upper insulating film includes: a first insulting film; and a second insulating film that is laminated with the first insulating film, and wherein the first insulating film is formed to have a trap level density larger than that of the second insulating film.Type: GrantFiled: September 14, 2012Date of Patent: April 22, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Masao Shingu, Jun Fujiki, Naoki Yasuda, Koichi Muraoka