Patents by Inventor Masato Motomura
Masato Motomura has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11507821Abstract: The purpose of the present invention is to provide an efficient and versatile neural network circuit while significantly reducing the size and cost of the circuit. The neural network circuit comprises: memory cells 1 which are provided in the same number as that of pieces of input data I, and each of which performs a multiplication function by which each piece of input data I consisting of one bit is multiplied by a weighting coefficient W; and a majority determination circuit 2 for performing an addition/application function by which the multiplication results of the memory cells 1 are added up, an activation function is applied to the addition result, and a piece of one-bit output data is outputted.Type: GrantFiled: May 19, 2017Date of Patent: November 22, 2022Assignee: Tokyo Institute of TechnologyInventor: Masato Motomura
-
Publication number: 20210232899Abstract: The neural electronic circuit includes: a storage unit (MC) that stores a logarithmic weighting coefficient, in which a value obtained by logarithmizing a weighting coefficient corresponding to input data that is input is expressed in multiple bits, and outputs the logarithmic weighting coefficient bit by bit; a first electronic circuit unit (Pe) that outputs a multiplication result of the input data and the weighting coefficient; and a second electronic circuit unit (Act) that realizes addition and application functions for adding up the multiplication results, applying an activation function to the addition result, and outputting output data. Logarithmic input data expressed in multiple bits is received bit by bit, a logarithmic addition is calculated by adding up the logarithmic input data and the logarithmic weighting coefficient output from the storage unit, the multiplication result is calculated by linearizing the logarithmic addition result, and the output data that is logarithmized is output.Type: ApplicationFiled: January 25, 2019Publication date: July 29, 2021Inventors: Shinya Takamaeda, Kodai Ueyoshi, Masato Motomura
-
Publication number: 20210072959Abstract: An information processing apparatus includes an annealing control unit, a spin interaction memory, a random number generation unit, and a spin state update unit and obtains a solution by using an Ising model. The annealing control unit controls an annealing step and a parameter of a temperature and a parameter of a self-action. The spin interaction memory stores the interaction coefficient of a spin. The random number generation unit generates a predetermined random number. The spin state update unit includes a spin buffer that stores values of a plurality of spins, an instantaneous magnetic field calculation unit that calculates instantaneous magnetic fields of the plurality of spins, a probability calculation unit that calculates update probabilities of the plurality of spins, and a spin state determination unit that updates the values of the spins based on the update probabilities and a random number.Type: ApplicationFiled: August 28, 2020Publication date: March 11, 2021Inventors: Normann MERTIG, Takashi TAKEMOTO, Shinya TAKAMAEDA, Kasho YAMAMOTO, Masato MOTOMURA, Akira SAKAI, Hiroshi TERAMOTO
-
Publication number: 20190251432Abstract: The purpose of the present invention is to provide an efficient and versatile neural network circuit while significantly reducing the size and cost of the circuit. The neural network circuit comprises: memory cells 1 which are provided in the same number as that of pieces of input data I, and each of which performs a multiplication function by which each piece of input data I consisting of one bit is multiplied by a weighting coefficient W; and a majority determination circuit 2 for performing an addition/application function by which the multiplication results of the memory cells 1 are added up, an activation function is applied to the addition result, and a piece of one-bit output data is outputted.Type: ApplicationFiled: May 19, 2017Publication date: August 15, 2019Applicant: National University Corporation Hokkaido UniversityInventor: Masato MOTOMURA
-
Patent number: 8275973Abstract: A reconfigurable device comprises a plurality of processing elements, a main memory unit that stores plural pieces of circuit configuration information, a cache unit that caches circuit configuration information forwarded to at least one of the processing elements from the main memory unit, and a cache control unit that controls forwarding of circuit configuration information from the cache unit to the processing element. The cache control unit selects circuit configuration information which must be forwarded to each processing element. When the selected circuit configuration information is not stored in the cache unit, the cache control unit reads out the circuit configuration information from the main memory unit, stores the read-out circuit configuration information in the cache unit, and sends forward the circuit configuration information to the processing element from the cache unit.Type: GrantFiled: June 17, 2009Date of Patent: September 25, 2012Assignees: NEC Corporation, Renesas Electronics CorporationInventors: Takao Toi, Toru Awashima, Taro Fujii, Toshiro Kitaoka, Koichiro Furuta, Masato Motomura
-
Patent number: 8176451Abstract: A behavioral synthesis apparatus includes a acquisition unit, a scheduling unit and a generation unit. The acquisition unit acquires a behavioral level description describing an operation of a semiconductor integrated circuit. The scheduling unit separates the acquired behavioral level description into N stage descriptions, and makes a schedule in such a way that input/output operations and computations among the N stage descriptions are pipelined. The generation unit generates a register transfer level description based on the N stage descriptions and a result of scheduling performed by the scheduling unit in such a way as to form stage circuits respectively corresponding to the N stage descriptions and a state control circuit which controls possible 2N?1 stage control states of the semiconductor integrated circuit. The generation unit generates the register transfer level description in such a way as to inhibit the operation of a stage circuit which need not be operated.Type: GrantFiled: September 29, 2009Date of Patent: May 8, 2012Assignees: NEC Corporation, Renesas Electronics CorporationInventors: Takao Toi, Noritsugu Nakamura, Yoshinosuke Kato, Toru Awashima, Taro Fujii, Toshiro Kitaoka, Koichiro Furuta, Masato Motomura
-
Patent number: 8151089Abstract: A multiplicity of processor elements that are arranged in rows and columns individually execute data processing in accordance with instruction codes that are individually set as data and supply event data as output. A state control unit is composed of a plurality of units that successively switch the instruction codes of the multiplicity of processor elements in accordance with a computer program and the event data, these state control units communicating with each other to realize linked operation as necessary. An event distributing means distributes event data to this plurality of state control units that intercommunicate to realize linked operation, whereby the plurality of state control units can realize linked operation to control a large-scale state transition.Type: GrantFiled: October 29, 2003Date of Patent: April 3, 2012Assignee: Renesas Electronics CorporationInventors: Taro Fujii, Koichiro Furuta, Masato Motomura, Kenichiro Anjo, Yoshikazu Yabe, Toru Awashima, Takao Toi, Noritsugu Nakamura
-
Patent number: 8041925Abstract: A reconfigurable integrated circuit includes a plurality of function blocks and a plurality of programmable switches to switchably connect between function blocks included in the plurality of function blocks. The plurality of function blocks each includes at least one operation unit or one memory unit. The plurality of function blocks each includes at least one data input port connected to at least on of the plurality of programmable switches and at least one data output port connected to at least one of the plurality of programmable switches. Further, at least a pair of function blocks included in the plurality of function blocks is connected without intervening the programmable switch and data being output from a direct output port included in one of the pair of function blocks can be input to a direct input port included in the other of the pair of function blocks.Type: GrantFiled: June 29, 2007Date of Patent: October 18, 2011Assignee: Renesas Electronics CorporationInventors: Toshirou Kitaoka, Taro Fujii, Kouichirou Furuta, Masato Motomura, Toru Awashima, Takao Toi
-
Patent number: 7793092Abstract: Configuration codes for implementing a plurality of circuits having different attributes are generated and stored in a memory for each task executed in a reconfigurable device. When the reconfigurable device is operated, an appropriate circuit to be executed by the reconfigurable device is selected in accordance with an operation state of the system from among a plurality of circuits having different attributes, and the configuration code for implementing the selected circuit is loaded from the memory into the reconfigurable device.Type: GrantFiled: December 27, 2006Date of Patent: September 7, 2010Assignees: NEC Corporation, NEC Electronics CorporationInventors: Takao Toi, Tooru Awashima, Hirokazu Kami, Takeshi Inuo, Nobuki Kajihara, Taro Fujii, Kenichiro Anjo, Koichiro Furuta, Masato Motomura
-
Publication number: 20100083209Abstract: A behavioral synthesis apparatus includes a acquisition unit, a scheduling unit and a generation unit. The acquisition unit acquires a behavioral level description describing an operation of a semiconductor integrated circuit. The scheduling unit separates the acquired behavioral level description into N stage descriptions, and makes a schedule in such a way that input/output operations and computations among the N stage descriptions are pipelined. The generation unit generates a register transfer level description based on the N stage descriptions and a result of scheduling performed by the scheduling unit in such a way as to form stage circuits respectively corresponding to the N stage descriptions and a state control circuit which controls possible 2N?1 stage control states of the semiconductor integrated circuit. The generation unit generates the register transfer level description in such a way as to inhibit the operation of a stage circuit which need not be operated.Type: ApplicationFiled: September 29, 2009Publication date: April 1, 2010Applicants: NEC CORPORATION, NEC ELECTRONICS CORPORATIONInventors: Takao TOI, Noritsugu NAKAMURA, Yoshinosuke KATO, Toru AWASHIMA, Taro FUJII, Toshiro KITAOKA, Koichiro FURUTA, Masato MOTOMURA
-
Patent number: 7680962Abstract: An array type processor comprises a data path unit to execute processing, and a state management unit to control the state of the data path unit in accordance with a command that specifies processing on the data. An input DMA circuit reads from a memory information and data to be processed including a command corresponding to the data. The input DMA circuit first transfers the command to the state management unit, and then transfers the data to be processed to the data path unit.Type: GrantFiled: December 21, 2005Date of Patent: March 16, 2010Assignee: NEC Electronics CorporationInventors: Kenichiro Anjo, Katsumi Togawa, Ryoko Sasaki, Taro Fujii, Masato Motomura
-
Patent number: 7650484Abstract: An array-type computer processor including a data path unit communicating with a state control unit obtains data of a predetermined number of cooperative partial instruction codes, and operates with temporarily holding only a predetermined number of data-obtained instruction codes comprising cooperative partial instruction codes corresponding to contexts and operation states for the data path unit and the state control unit, respectively, from an external program memory which stores data of a computer program.Type: GrantFiled: February 3, 2005Date of Patent: January 19, 2010Assignees: NEC Corporation, NEC Electronics CorporationInventors: Takeshi Inuo, Nobuki Kajihara, Takao Toi, Tooru Awashima, Hirokazu Kami, Taro Fujii, Kenichiro Anjo, Kouichiro Furuta, Masato Motomura
-
Patent number: 7647485Abstract: A data processing device for debugging code for a parallel arithmetic device that includes a plurality of data processing circuits arranged in a matrix and that causes, for each operating cycle, successive transitions of operation states in accordance with object code includes: operation execution means for causing the parallel arithmetic device to execute state transitions by means of the object code; device halt means for temporarily halting the state transitions for each operating cycle; a result output means for reading and supplying as output at least a portion of held data, connection relations, and operation commands of the plurality of data processing circuits of the halted parallel arithmetic device; a resume input means for receiving as input a resume command of the state transitions; and an operation resumption means for causing the operation execution means to resume the state transitions upon input of a resume command.Type: GrantFiled: August 27, 2004Date of Patent: January 12, 2010Assignees: NEC Corporation, NEC Electronics CorporationInventors: Hirokazu Kami, Takao Toi, Toru Awashima, Kenichiro Anjo, Koichiro Furuta, Taro Fujii, Masato Motomura
-
Publication number: 20090319754Abstract: A reconfigurable device comprises a plurality of processing elements, a main memory unit that stores plural pieces of circuit configuration information, a cache unit that caches circuit configuration information forwarded to at least one of the processing elements from the main memory unit, and a cache control unit that controls forwarding of circuit configuration information from the cache unit to the processing element. The cache control unit selects circuit configuration information which must be forwarded to each processing element. When the selected circuit configuration information is not stored in the cache unit, the cache control unit reads out the circuit configuration information from the main memory unit, stores the read-out circuit configuration information in the cache unit, and sends forward the circuit configuration information to the processing element from the cache unit.Type: ApplicationFiled: June 17, 2009Publication date: December 24, 2009Applicants: NEC Corporation, NEC Electronics CorporationInventors: Takao TOI, Toru AWASHIMA, Taro FUJII, Toshiro KITAOKA, Koichiro FURUTA, Masato MOTOMURA
-
Patent number: 7523292Abstract: A multiplicity of processor elements, which both individually execute data processing in accordance with instruction codes that have been set as data and for which mutual connection relations are switch-controlled, are arranged in matrix form, and the instruction codes of this multiplicity of processor elements are successively switched by a state control unit. The state control units are composed of a plurality of units that intercommunicate to realize linked operation, and the multiplicity of processor elements is divided into a number of element areas that corresponds to the number of state control units. The plurality of state control units are arranged for each of the plurality of element areas and are connected to the processor elements, whereby the plurality of state control units can individually control a plurality of small-scale state transitions, or the plurality of state control units can cooperate to control a single large-scale state transition.Type: GrantFiled: October 10, 2003Date of Patent: April 21, 2009Assignee: NEC Electronics CorporationInventors: Taro Fujii, Koichiro Furuta, Masato Motomura, Kenichiro Anjo, Yoshikazu Yabe, Toru Awashima, Takao Toi, Noritsugu Nakamura
-
Patent number: 7366821Abstract: A memory system has a memory controller and a plurality of memories. The plurality of memories are connected via a switch to an end of a bus, which is connected to the memory controller, wherein the plurality of memories are controlled by the switch. By suppressing reflection and loads on the bus, a higher data transmission speed can be obtained.Type: GrantFiled: June 20, 2001Date of Patent: April 29, 2008Assignee: NEC CorporationInventors: Muneo Fukaishi, Masato Motomura, Yoshiharu Aimoto, Masakazu Yamashina
-
Patent number: 7350054Abstract: An arrayed processor has a plurality of processing elements each having a plurality of types of arithmetic logic units for processing data having different numbers of bits from one another. The arrayed processor divides a series of processing data of various numbers of bits supplied from an external circuit into data of more bits and data of fewer bits. These data are processed in parallel by the arithmetic logic units of the processing elements. The efficiency of arrayed processor can be increased, since small-scale processing operations are individually performed by the processing elements and connections between the processing elements are made according to object codes.Type: GrantFiled: August 22, 2002Date of Patent: March 25, 2008Assignee: NEC CorporationInventors: Koichiro Furuta, Taro Fujii, Masato Motomura
-
Publication number: 20070260847Abstract: A reconfigurable integrated circuit includes a plurality of function blocks and a plurality of programmable switches to switchably connect between function blocks included in the plurality of function blocks. The plurality of function blocks each includes at least one operation unit or one memory unit. The plurality of function blocks each includes at least one data input port connected to at least on of the plurality of programmable switches and at least one data output port connected to at least one of the plurality of programmable switches. Further, at least a pair of function blocks included in the plurality of function blocks is connected without intervening the programmable switch and data being output from a direct output port included in one of the pair of function blocks can be input to a direct input port included in the other of the pair of function blocks.Type: ApplicationFiled: June 29, 2007Publication date: November 8, 2007Applicants: NEC ELECTRONICS CORPORATION, NEC CORPORATIONInventors: Toshirou Kitaoka, Taro Fujii, Kouichirou Furuta, Masato Motomura, Toru Awashima, Takao Toi
-
Patent number: 7287146Abstract: An array-type computer processor stops, with a plurality of computer programs held, a state control unit and a data-path unit, upon input of event data for task switching. The array-type computer processor obtains the operation state of the state control unit and the processed data of the data-path unit when stopped, and temporarily holds them for each of a plurality of the computer programs. Upon completion of this, the array-type computer processor reads the operation state and processed data of any other computer program and sets them in the state control unit and data-path unit. Upon completion of this, the array-type computer processor outputs to the state control unit the event data for starting the operation. The state control unit then starts to sequentially transfer the operation state, thereby making it possible to perform the process operations according to a plurality of computer programs in a time-sharing manner.Type: GrantFiled: February 2, 2005Date of Patent: October 23, 2007Assignees: NEC Corporation, NEC Electronics CorporationInventors: Takeshi Inuo, Nobuki Kajihara, Takao Toi, Tooru Awashima, Hirokazu Kami, Taro Fujii, Kenichiro Anjo, Kouichiro Furuta, Masato Motomura
-
Publication number: 20070150718Abstract: Configuration codes for implementing a plurality of circuits having different attributes are generated and stored in a memory for each task executed in a reconfigurable device. When the reconfigurable device is operated, an appropriate circuit to be executed by the reconfigurable device is selected in accordance with an operation state of the system from among a plurality of circuits having different attributes, and the configuration code for implementing the selected circuit is loaded from the memory into the reconfigurable device.Type: ApplicationFiled: December 27, 2006Publication date: June 28, 2007Applicants: NEC CORPORATION, NEC ELECTRONICS CORPORATIONInventors: Takao Toi, Tooru Awashima, Hirokazu Kami, Takeshi Inuo, Nobuki Kajihara, Taro Fujii, Kenichiro Anjo, Koichiro Furuta, Masato Motomura