Patents by Inventor Masatomo Hasegawa
Masatomo Hasegawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110011439Abstract: A system of high efficiency and low cost is provided as a photovoltaic power system comprising a solar cell connected to a power converter. A photovoltaic power system comprising a plurality of solar cell modules connected in parallel to a power converter, the solar cell modules outputting a voltage higher than an output voltage of the power converter.Type: ApplicationFiled: February 23, 2009Publication date: January 20, 2011Inventors: Masatomo Hasegawa, Akira Shimizu
-
Publication number: 20100321983Abstract: A semiconductor device includes a word line drive circuit for resetting the word line by driving the word line connected to a memory cell and is constituted so as to switch a reset level of the word line drive circuit, which is set at the time of the reset operation of the word line, between a first potential such as a ground potential and a second potential such as a negative potential. Further, a semiconductor device including a memory cell array formed by arranging a plurality of memory cells and a word line reset level generating circuit for generating a negative potential makes it possible to vary the amount of a current supply of the word line reset level generating circuit when non-selected word lines are set to a negative potential by applying the output of the word line reset level generating circuit to the non-selected word lines, and varies the amount of the current supply of the negative potential in accordance with the operation of the memory cell array.Type: ApplicationFiled: March 5, 2010Publication date: December 23, 2010Applicant: FUJITSU MICROELECTRONICS LIMITEDInventors: Masato Takita, Masato Matsumiya, Satoshi Eto, Toshikazu Nakamura, Masatomo Hasegawa, Ayako Kitamoto, Kuninori Kawabata, Hideki Kanou, Toru Koga, Yuki Ishii, Shinichi Yamada, Kaoru Mori
-
Publication number: 20100220540Abstract: A semiconductor device includes a word line drive circuit for resetting the word line by driving the word line connected to a memory cell and is constituted so as to switch a reset level of the word line drive circuit, which is set at the time of the reset operation of the word line, between a first potential such as a ground potential and a second potential such as a negative potential. Further, a semiconductor device including a memory cell array formed by arranging a plurality of memory cells and a word line reset level generating circuit for generating a negative potential makes it possible to vary the amount of a current supply of the word line reset level generating circuit when non-selected word lines are set to a negative potential by applying the output of the word line reset level generating circuit to the non-selected word lines, and varies the amount of the current supply of the negative potential in accordance with the operation of the memory cell array.Type: ApplicationFiled: March 5, 2010Publication date: September 2, 2010Applicant: FUJISU MICROELECTRONICS LIMITEDInventors: Masato Takita, Masato Matsumiya, Satoshi Eto, Toshikazu Nakamura, Masatomo Hasegawa, Ayako Kitamoto, Kuninori Kawabata, Hideki Kanou, Toru Koga, Yuki Ishii, Shinichi Yamada, Kaoru Mori
-
Patent number: 7733105Abstract: In a voltage clamp circuit, a normally-on type field-effect transistor having a negative threshold voltage has a drain connected to an input node, a source connected to an output node and grounded via a resistance element, and a gate supplied with an output voltage of a variable direct-current power supply. When a voltage at the output node becomes higher than a clamping voltage because of voltage drop of the resistance element, the field-effect transistor is tuned off. Accordingly, the output voltage is limited to be at most the clamping voltage. Thus, a response speed is higher than those of conventional voltage clamp circuits using diodes or the like.Type: GrantFiled: June 13, 2008Date of Patent: June 8, 2010Assignee: Sharp Kabushiki KaishaInventors: Yoshiaki Nozaki, Hiroshi Kawamura, John Kevin Twynam, Masatomo Hasegawa
-
Patent number: 7706209Abstract: A semiconductor device, including a word line driver for driving a word line connected to a memory cell in a memory cell array and for resetting the word line when the memory cell changes from an activated to a standby state. The reset level of the word line driver is set when resetting of the word line is performed, and may be switched between first and second potentials. A word line reset level generating circuit varies the amount of negative potential current supply in accordance with memory cell array operating conditions. The semiconductor device includes a plurality of power source circuits, each having an oscillation circuit and a capacitor, for driving the capacitor via an oscillation signal outputted by the oscillation circuit. At least some power source circuits share a common oscillation circuit, and different capacitors are driven via the common oscillation signal.Type: GrantFiled: December 22, 2005Date of Patent: April 27, 2010Assignee: Fujitsu Microelectronics LimitedInventors: Masato Takita, Masato Matsumiya, Satoshi Eto, Toshikazu Nakamura, Masatomo Hasegawa, Ayako Kitamoto, Kuninori Kawabata, Hideki Kanou, Toru Koga, Yuki Ishii, Shinichi Yamada, Kaoru Mori
-
Patent number: 7567128Abstract: Two trap circuits different in frequencies at which short-circuit is established are provided in an output matching circuit. Out of the two trap circuits, the trap circuit higher in frequency at which short-circuit is established is arranged closer to a power amplification element. Thus, a frequency band higher than a frequency twice as high as a central frequency of a transmission frequency band is trapped, impedance of the output matching circuit with respect to the frequency in a frequency band twice as high as the transmission frequency band on the side of an output end of the power amplification element is kept in a state close to short-circuit, and the trap circuit lower in frequency at which short-circuit is established traps the frequency band lower than the frequency twice as high as the central frequency of the transmission frequency band.Type: GrantFiled: May 2, 2007Date of Patent: July 28, 2009Assignee: Sharp Kabushiki KaishaInventors: Tohru Oka, Masatomo Hasegawa
-
Publication number: 20080309355Abstract: In a voltage clamp circuit, a normally-on type field-effect transistor having a negative threshold voltage has a drain connected to an input node, a source connected to an output node and grounded via a resistance element, and a gate supplied with an output voltage of a variable direct-current power supply. When a voltage at the output node becomes higher than a clamping voltage because of voltage drop of the resistance element, the field-effect transistor is tuned off. Accordingly, the output voltage is limited to be at most the clamping voltage. Thus, a response speed is higher than those of conventional voltage clamp circuits using diodes or the like.Type: ApplicationFiled: June 13, 2008Publication date: December 18, 2008Inventors: Yoshiaki Nozaki, Hiroshi Kawamura, John Kevin Twynam, Masatomo Hasegawa
-
Publication number: 20070296505Abstract: Two trap circuits different in frequencies at which short-circuit is established are provided in an output matching circuit. Out of the two trap circuits, the trap circuit higher in frequency at which short-circuit is established is arranged closer to a power amplification element. Thus, a frequency band higher than a frequency twice as high as a central frequency of a transmission frequency band is trapped, impedance of the output matching circuit with respect to the frequency in a frequency band twice as high as the transmission frequency band on the side of an output end of the power amplification element is kept in a state close to short-circuit, and the trap circuit lower in frequency at which short-circuit is established traps the frequency band lower than the frequency twice as high as the central frequency of the transmission frequency band.Type: ApplicationFiled: May 2, 2007Publication date: December 27, 2007Inventors: Tohru Oka, Masatomo Hasegawa
-
Patent number: 7079443Abstract: A semiconductor device includes a word line drive circuit for resetting the word line by driving the word line connected to a memory cell and is constituted so as to switch a reset level of the word line drive circuit, which is set at the time of the reset operation of the word line, between a first potential such as a ground potential and a second potential such as a negative potential. Further, a semiconductor device including a memory cell array formed by arranging a plurality of memory cells and a word line reset level generating circuit for generating a negative potential makes it possible to vary the amount of a current supply of the word line reset level generating circuit when non-selected word lines are set to a negative potential by applying the output of the word line reset level generating circuit to the non-selected word lines, and varies the amount of the current supply of the negative potential in accordance with the operation of the memory cell array.Type: GrantFiled: August 1, 2003Date of Patent: July 18, 2006Assignee: Fujitsu LimitedInventors: Masato Takita, Masato Matsumiya, Satoshi Eto, Toshikazu Nakamura, Masatomo Hasegawa, Ayako Kitamoto, Kuninori Kawabata, Hideki Kanou, Toru Koga, Yuki Ishii, Shinichi Yamada, Kaoru Mori
-
Publication number: 20060098523Abstract: A semiconductor device includes a word line drive circuit for resetting the word line by driving the word line connected to a memory cell and is constituted so as to switch a reset level of the word line drive circuit, which is set at the time of the reset operation of the word line, between a first potential such as a ground potential and a second potential such as a negative potential. Further, a semiconductor device including a memory cell array formed by arranging a plurality of memory cells and a word line reset level generating circuit for generating a negative potential makes it possible to vary the amount of a current supply of the word line reset level generating circuit when non-selected word lines are set to a negative potential by applying the output of the word line reset level generating circuit to the non-selected word lines, and varies the amount of the current supply of the negative potential in accordance with the operation of the memory cell array.Type: ApplicationFiled: December 22, 2005Publication date: May 11, 2006Inventors: Masato Takita, Masato Matsumiya, Satoshi Eto, Toshikazu Nakamura, Masatomo Hasegawa, Ayako Kitamoto, Kuninori Kawabata, Hideki Kanou, Toru Koga, Yuki Ishii, Shinichi Yamada, Kaoru Mori
-
Publication number: 20040022091Abstract: A semiconductor device includes a word line drive circuit for resetting the word line by driving the word line connected to a memory cell and is constituted so as to switch a reset level of the word line drive circuit, which is set at the time of the reset operation of the word line, between a first potential such as a ground potential and a second potential such as a negative potential. Further, a semiconductor device including a memory cell array formed by arranging a plurality of memory cells and a word line reset level generating circuit for generating a negative potential makes it possible to vary the amount of a current supply of the word line reset level generating circuit when non-selected word lines are set to a negative potential by applying the output of the word line reset level generating circuit to the non-selected word lines, and varies the amount of the current supply of the negative potential in accordance with the operation of the memory cell array.Type: ApplicationFiled: August 1, 2003Publication date: February 5, 2004Applicant: FUJITSU LIMITEDInventors: Masato Takita, Masato Matsumiya, Satoshi Eto, Toshikazu Nakamura, Masatomo Hasegawa, Ayako Kitamoto, Kuninori Kawabata, Hideki Kanou, Toru Koga, Yuki Ishii, Shinichi Yamada, Kaoru Mori
-
Patent number: 6628564Abstract: A semiconductor device includes a word line drive circuit resetting the word line by driving the word line connected to a memory cell and switching a reset level of the word line drive circuit at the time of the reset operation of the word line. Further, a semiconductor device includes a memory cell array formed by arranging a plurality of memory cells and a reset level switch circuit for selecting a first potential or a second potential and supplying the first potential or the second potential to the word line drive circuit.Type: GrantFiled: June 25, 1999Date of Patent: September 30, 2003Assignee: Fujitsu LimitedInventors: Masato Takita, Masato Matsumiya, Satoshi Eto, Toshikazu Nakamura, Masatomo Hasegawa, Ayako Kitamoto, Kuninori Kawabata, Hideki Kanou, Toru Koga, Yuki Ishii, Shinichi Yamada, Kaoru Mori
-
Patent number: 6618320Abstract: A semiconductor memory device is provided with a clock generation circuit that generates a first clock that has the same frequency and phase as an external clock, and a second clock that has the same frequency as the external clock but a phase a quarter phase shifted, and the first clock and the second clock are supplied to the two DDR-DRAMs as clocks so that the two DDR-DRAMs can operate in a state of being a quarter phase shifted from each other. A data output section outputs data respectively for time periods corresponding to a quarter phase from points a fixed phase behind the leading edge and the trailing edge of the first or the second clock and brings a data output circuit into a high impedance state for other time periods.Type: GrantFiled: December 11, 2002Date of Patent: September 9, 2003Assignee: Fujitsu LimitedInventors: Masatomo Hasegawa, Kaoru Mori, Masato Matsumiya
-
Patent number: 6605963Abstract: A semiconductor integrated circuit, comprising a circuit unit having a predetermined function such as a level shifter circuit or a driver transistor circuit by a combination of a plurality of transistors, is disclosed. Among a plurality of the transistors of the circuit unit, the source potential of at least one transistor adapted to turn off during the standby period of the circuit unit is changed. Preferably, the semiconductor integrated circuit is configured to reduce the sub-threshold current flowing between the source and the drain of at least one transistor adapted to turn off during the standby period of the circuit unit by changing the source potential at a timing based on the standby period of the circuit unit in such a manner that a predetermined bias voltage is applied between the gate and the source of the transistor. A method of switching the source potential of at least one transistor in the semiconductor integrated circuit having the configuration described above is also disclosed.Type: GrantFiled: October 5, 1999Date of Patent: August 12, 2003Assignee: Fujitsu LimitedInventors: Ayako Kitamoto, Masato Matsumiya, Satoshi Eto, Masato Takita, Toshikazu Nakamura, Hideki Kanou, Kuninori Kawabata, Masatomo Hasegawa, Toru Koga, Yuki Ishii
-
Publication number: 20030117885Abstract: A semiconductor memory device that can increase only the data transfer rate while the clock speed and the internal operation speed of a DDR-DRAM remain unchanged, comprising two DDR-DRAMs, in one package, commonly connected to data input/output lines to form an integrated semiconductor memory device. The semiconductor memory device is provided with a clock generation circuit that generates a first clock that has the same frequency and phase as an external clock, and a second clock that has the same frequency as the external clock but a phase a quarter phase shifted, and the first clock and the second clock are supplied to the two DDR-DRMAs as clocks so that the two DDR-DRAMs can operate in a state of being a quarter phase shifted from each other.Type: ApplicationFiled: December 11, 2002Publication date: June 26, 2003Applicant: FUJITSU LIMITEDInventors: Masatomo Hasegawa, Kaoru Mori, Masato Matsumiya
-
Publication number: 20020145447Abstract: A semiconductor integrated circuit, comprising a circuit unit having a predetermined function such as a level shifter circuit or a driver transistor circuit by a combination of a plurality of transistors, is disclosed. Among a plurality of the transistors of the circuit unit, the source potential of at least one transistor adapted to turn off during the standby period of the circuit unit is changed. Preferably, the semiconductor integrated circuit is configured to reduce the sub-threshold current flowing between the source and the drain of at least one transistor adapted to turn off during the standby period of the circuit unit by changing the source potential at a timing based on the standby period of the circuit unit in such a manner that a predetermined bias voltage is applied between the gate and the source of the transistor. A method of switching the source potential of at least one transistor in the semiconductor integrated circuit having the configuration described above is also disclosed.Type: ApplicationFiled: October 5, 1999Publication date: October 10, 2002Inventors: AYAKO KITAMOTO, MASATO MATSUMIYA, SATOSHI ETO, MASATO TAKITA, TOSHIKAZU NAKAMURA, HIDEKI KANOU, KUNINORI KAWABATA, MASATOMO HASEGAWA, TORU KOGA, YUKI ISHII
-
Patent number: 6252269Abstract: According to a semiconductor memory for one aspect of the present invention, a memory cell transistor is formed in a P-type first well region which is formed at the surface of a P-type semiconductor substrate, and a back bias voltage is applied to the P-type first well region and the P-type substrate. Further, an N-type retrograde region is formed by implanting a high energy N-type impurity, so that a deeper, N-type second well region is formed by employing the N-type retrograde region. Further, a P-type third well region is formed in the N-type second well region, and a P-type emitter region is also formed therein. Thus, together the P-type emitter region, the N-type second well region, and the P-type third well region constitute a lateral PNP transistor. In addition, the ground voltage is maintained for the P-type third well region, which serves as a collector region.Type: GrantFiled: October 25, 1999Date of Patent: June 26, 2001Assignee: Fujitsu LimitedInventors: Masatomo Hasegawa, Masato Matsumiya, Satoshi Eto, Masato Takita, Toshikazu Nakamura, Ayako Kitamoto, Kuninori Kawabata, Hideki Kanou, Toru Koga, Yuki Ishii
-
Patent number: 6246628Abstract: Segment selection circuits 40A are arranged adjacent read/write amplifiers 20. When one of the segments 0 to 7 in a memory cell array 10 is selected by a signal on segment address lines CA8 to CA6, a read amplifier 21 or a write amplifier 22 of the read/write amplifier 20 corresponding to the selected segment is activated in response to activation of a signal on a read timing signal line RT or a write timing signal line WT. The lines CA8 to CA6, RT and WT are arranged along the row of the segment selection circuits 40A.Type: GrantFiled: March 29, 2000Date of Patent: June 12, 2001Assignee: Fujitsu LimitedInventors: Masatomo Hasegawa, Shinichi Yamada, Satoru Saitoh
-
Patent number: 6229363Abstract: A semiconductor device having the function of generating an internal clock signal delayed by a predetermined phase by adjusting the phase of an external clock signal, includes a first clock phase circuit for roughly adjusting the phase of the external clock signal; and a second clock phase adjusting circuit for controlling the phase of the internal clock signal with higher accuracy than the first clock phase adjusting circuit. The semiconductor device having such a construction executes phase comparisons by the first and second clock phase adjusting circuits independently of each other, and when a phase control operation by the second clock phase adjusting circuit is made subordinate to that of the first clock phase adjusting circuit, the delay time of each of a plurality of delay elements inside the first clock phase adjusting circuit is set to a value larger than a power source jitter resulting from a noise of a power source and a jitter of the external clock signal.Type: GrantFiled: January 4, 1999Date of Patent: May 8, 2001Assignee: Fujitsu LimitedInventors: Satoshi Eto, Masato Matsumiya, Masato Takita, Toshikazu Nakamura, Ayako Kitamoto, Kuninori Kawabata, Hideki Kanou, Masatomo Hasegawa, Toru Koga, Yuki Ishii
-
Patent number: 6201378Abstract: A semiconductor integrated circuit producing a given output voltage includes first and second operational amplifiers, and first and second transistors. The first and second operational amplifiers detect a voltage difference between a voltage applied to an input terminal and at least one reference voltage. The first and second transistors are turned ON or turned OFF according to the levels of voltages output from the first and second operational amplifiers. The first operational amplifier receives the output voltage at the input terminal. When the level of the output voltage becomes lower than the reference voltage, the first operational amplifier allows the first transistor to operate so as to raise the output voltage. In contrast, the second operational amplifier receives the output voltage at the input terminal. When the level of the output voltage exceeds the reference voltage, the second operational amplifier allows the second transistor to operate so as to lower the output voltage.Type: GrantFiled: April 28, 1999Date of Patent: March 13, 2001Assignee: Fujitsu LimitedInventors: Satoshi Eto, Masato Matsumiya, Masato Takita, Toshikazu Nakamura, Ayako Kitamoto, Kuninori Kawabata, Hideki Kanou, Masatomo Hasegawa, Toru Koga, Yuki Ishii