Patents by Inventor Matteo Quartiroli
Matteo Quartiroli has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11949500Abstract: An integrated circuit includes a control circuit, a primary sensor device coupled to the control circuit, and a plurality of groups of secondary sensor devices coupled to the primary sensor device. The primary sensor device receives a master clock signal from the control device and outputs, to each group of secondary sensor devices, a respective secondary clock signal with a frequency lower than the primary clock signal. The primary sensor device generates primary sensor data. The primary sensor device receives secondary sensor data from each group of secondary sensor devices. The primary sensor device combines the primary sensor data and all of the secondary sensor data into a sensor data stream with a time division-multiplexing scheme and outputs the sensor data stream to the control circuit.Type: GrantFiled: August 29, 2022Date of Patent: April 2, 2024Assignee: STMicroelectronics S.r.l.Inventors: Matteo Quartiroli, Alessandra Maria Rizzo Piazza Roncoroni
-
Publication number: 20240072922Abstract: An integrated circuit includes a control circuit, a primary sensor device coupled to the control circuit, and a plurality of groups of secondary sensor devices coupled to the primary sensor device. The primary sensor device receives a master clock signal from the control device and outputs, to each group of secondary sensor devices, a respective secondary clock signal with a frequency lower than the primary clock signal. The primary sensor device generates primary sensor data. The primary sensor device receives secondary sensor data from each group of secondary sensor devices. The primary sensor device combines the primary sensor data and all of the secondary sensor data into a sensor data stream with a time division-multiplexing scheme and outputs the sensor data stream to the control circuit.Type: ApplicationFiled: August 29, 2022Publication date: February 29, 2024Applicant: STMICROELECTRONICS S.R.L.Inventors: Matteo QUARTIROLI, Alessandra Maria RIZZO PIAZZA RONCORONI
-
Publication number: 20240048144Abstract: A device includes a local oscillator, an all-digital phase-locked loop, a digital signal generator, sampling circuitry, and an interface. The local oscillator generates a local clock signal. The all-digital phase locked loop generates a sampling control signal. The ADPLL includes a phase-error detector, a digital filter and a sigma-delta modulator. The phase detector generates a phase error signal based on a loop clock signal and a received reference signal. The digital filter generates a signal indicative of a frequency ratio between a frequency of the reference clock signal and the local clock frequency based on the phase error signal. The sigma-delta modulator generates a modulated signal based on the signal indicative of the frequency ratio. The sampling control signal is based on the modulated signal. The sampling circuitry samples digital signals generated by the digital signal generator at a sampling frequency, which is a function of the sampling control signal.Type: ApplicationFiled: July 14, 2023Publication date: February 8, 2024Applicant: STMICROELECTRONICS S.r.l.Inventors: Matteo QUARTIROLI, Alessandro MECCHIA, Paolo PESENTI
-
Publication number: 20240019475Abstract: The integrated sensor has a clock which provides a clock signal having a clock frequency; a digital detector which detects a power grid signal and generates a reference digital signal indicative of the power grid signal and having a sample rate which is a function of the clock frequency; and a timing monitoring stage which receives the reference digital signal and a nominal signal indicative of a nominal timing of the reference digital signal. The timing monitoring stage also compares the reference digital signal with the nominal signal and, in response, provides an error signal indicative of a timing error between the reference digital signal and the nominal signal.Type: ApplicationFiled: July 7, 2023Publication date: January 18, 2024Applicant: STMICROELECTRONICS S.r.l.Inventor: Matteo QUARTIROLI
-
Publication number: 20230396407Abstract: A sensor includes detection circuitry and control circuitry coupled to the detection circuitry. The detection circuitry generates a detection signal indicative of a detected physical quantity. The control circuitry, in operation receives the detection signal and a frequency-indication signal, and generates a trigger signal based on the frequency-indication signal and a set of local reference signals. The sensor generates a digital output signal and a locking signal based on the trigger signal and the detection signal. The generating the digital output signal includes outputting a sample of the digital output signal based on the trigger signal. The locking signal is temporally aligned with the digital output signal.Type: ApplicationFiled: August 21, 2023Publication date: December 7, 2023Applicant: STMICROELECTRONICS S.r.l.Inventors: Matteo QUARTIROLI, Paolo ROSINGANA
-
Publication number: 20230370524Abstract: The present disclosure is directed to a device and method for generating and transmitting a TDM signal including both raw data and processed data. The device includes a sensor having a time division multiplexing (TDM) interface. The TDM interface transmits both raw data and processed data in a single TDM signal by reserving one or more slots inside a TDM frame for transmission of the processed data. The sensor also embeds additional information inside a data stream of raw data by repurposing one or more of values of the raw data as an exception code, flag, or another type of notification. The device is also enabled to transmit data, and disabled when not in use in order to conserve power.Type: ApplicationFiled: July 27, 2023Publication date: November 16, 2023Applicant: STMICROELECTRONICS S.r.l.Inventors: Alessandra Maria RIZZO PIAZZA RONCORONI, Matteo QUARTIROLI, Rossella BASSOLI, Paola BALDRIGHI
-
Patent number: 11784784Abstract: A sensor includes detection circuitry and control circuitry coupled to the detection circuitry. The detection circuitry generates a detection signal indicative of a detected physical quantity. The control circuitry, in operation receives the detection signal and a frequency-indication signal, and generates a trigger signal based on the frequency-indication signal and a set of local reference signals. The sensor generates a digital output signal and a locking signal based on the trigger signal and the detection signal. The generating the digital output signal includes outputting a sample of the digital output signal based on the trigger signal. The locking signal is temporally aligned with the digital output signal.Type: GrantFiled: March 29, 2022Date of Patent: October 10, 2023Assignee: STMICROELECTRONICS S.r.l.Inventors: Matteo Quartiroli, Paolo Rosingana
-
Patent number: 11757995Abstract: The present disclosure is directed to a device and method for generating and transmitting a TDM signal including both raw data and processed data. The device includes a sensor having a time division multiplexing (TDM) interface. The TDM interface transmits both raw data and processed data in a single TDM signal by reserving one or more slots inside a TDM frame for transmission of the processed data. The sensor also embeds additional information inside a data stream of raw data by repurposing one or more of values of the raw data as an exception code, flag, or another type of notification. The device is also enabled to transmit data, and disabled when not in use in order to conserve power.Type: GrantFiled: September 3, 2021Date of Patent: September 12, 2023Assignee: STMICROELECTRONICS S.r.l.Inventors: Alessandra Maria Rizzo Piazza Roncoroni, Matteo Quartiroli, Rossella Bassoli, Paola Baldrighi
-
Publication number: 20220345525Abstract: The present disclosure is directed to a device and method for generating and transmitting a TDM signal including both raw data and processed data. The device includes a sensor having a time division multiplexing (TDM) interface. The TDM interface transmits both raw data and processed data in a single TDM signal by reserving one or more slots inside a TDM frame for transmission of the processed data. The sensor also embeds additional information inside a data stream of raw data by repurposing one or more of values of the raw data as an exception code, flag, or another type of notification. The device is also enabled to transmit data, and disabled when not in use in order to conserve power.Type: ApplicationFiled: September 3, 2021Publication date: October 27, 2022Applicant: STMICROELECTRONICS S.r.l.Inventors: Alessandra Maria RIZZO PIAZZA RONCORONI, Matteo QUARTIROLI, Rossella BASSOLI, Paola BALDRIGHI
-
Publication number: 20220315416Abstract: The sensor is configured to provide a digital output signal and has a digital detector, which is configured to detect a physical quantity and generate a conditioned digital signal indicative of the detected physical quantity; and a rate modification stage, configured to receive the conditioned digital signal and a group of parameters, the group of parameters comprising an interpolation factor and a downsampling factor, and to provide the digital output signal. The rate modification stage has an interpolator and a decimation element. The interpolator is configured to receive and to upsample the conditioned digital signal based on the interpolation factor and to provide an interpolated signal. The decimation element is configured to downsample the interpolated signal based on the downsampling factor, thereby generating the digital output signal.Type: ApplicationFiled: March 29, 2022Publication date: October 6, 2022Applicant: STMICROELECTRONICS S.r.l.Inventors: Matteo QUARTIROLI, Alessandro MECCHIA, Laura MAESTRI
-
Publication number: 20220321318Abstract: A sensor includes detection circuitry and control circuitry coupled to the detection circuitry. The detection circuitry generates a detection signal indicative of a detected physical quantity. The control circuitry, in operation receives the detection signal and a frequency-indication signal, and generates a trigger signal based on the frequency-indication signal and a set of local reference signals. The sensor generates a digital output signal and a locking signal based on the trigger signal and the detection signal. The generating the digital output signal includes outputting a sample of the digital output signal based on the trigger signal. The locking signal is temporally aligned with the digital output signal.Type: ApplicationFiled: March 29, 2022Publication date: October 6, 2022Applicant: STMICROELECTRONICS S.r.l.Inventors: Matteo QUARTIROLI, Paolo ROSINGANA
-
Patent number: 11199422Abstract: A demodulator for demodulating the in-phase component of an input signal which is in-phase and quadrature modulated. The demodulator includes a register storing a phase calibration value and a temperature sensor that performs a plurality of temperature sensings. A compensating stage generates for each temperature sensed a corresponding first sample on the basis of the difference between the sensed temperature and a calibration temperature and a compensation function indicative of a relationship existing between the phase of the input signal and the temperature. A combination stage generates a plurality of second samples, each second sample being a function of the phase calibration value and a corresponding first sample. A generating stage generates a demodulating signal having a phase which depends on the second samples and a demodulating stage demodulates the input signal by means of the demodulating signal.Type: GrantFiled: December 17, 2020Date of Patent: December 14, 2021Assignee: STMICROELECTRONICS S.r.l.Inventors: Matteo Quartiroli, Alessandro Mecchia, Paolo Pesenti, Stefano Facchinetti, Andrea Donadel
-
Publication number: 20210102822Abstract: A demodulator for demodulating the in-phase component of an input signal which is in-phase and quadrature modulated. The demodulator includes a register storing a phase calibration value and a temperature sensor that performs a plurality of temperature sensings. A compensating stage generates for each temperature sensed a corresponding first sample on the basis of the difference between the sensed temperature and a calibration temperature and a compensation function indicative of a relationship existing between the phase of the input signal and the temperature. A combination stage generates a plurality of second samples, each second sample being a function of the phase calibration value and a corresponding first sample. A generating stage generates a demodulating signal having a phase which depends on the second samples and a demodulating stage demodulates the input signal by means of the demodulating signal.Type: ApplicationFiled: December 17, 2020Publication date: April 8, 2021Inventors: Matteo Quartiroli, Alessandro Mecchia, Paolo Pesenti, Stefano Facchinetti, Andrea Donadel
-
Patent number: 10921164Abstract: A MEMS sensor generates an output multiscale reading signal supplied to a full scale adjustment stage. The full scale adjustment stage includes a signal input configured to receive the reading signal, a saturation assessment block, and a full scale change block. The saturation assessment block is coupled to the signal input and configured to generate a scale increase request signal upon detection of a saturation condition. The full scale change block is coupled to the saturation assessment block and configured to generate a full scale change signal upon reception of the scale increase request signal.Type: GrantFiled: December 18, 2015Date of Patent: February 16, 2021Assignee: STMICROELECTRONICS S.R.L.Inventor: Matteo Quartiroli
-
Patent number: 10900805Abstract: A demodulator for demodulating the in-phase component of an input signal which is in-phase and quadrature modulated. The demodulator includes a register storing a phase calibration value and a temperature sensor that performs a plurality of temperature sensings. A compensating stage generates for each temperature sensed a corresponding first sample on the basis of the difference between the sensed temperature and a calibration temperature and a compensation function indicative of a relationship existing between the phase of the input signal and the temperature. A combination stage generates a plurality of second samples, each second sample being a function of the phase calibration value and a corresponding first sample. A generating stage generates a demodulating signal having a phase which depends on the second samples and a demodulating stage demodulates the input signal by means of the demodulating signal.Type: GrantFiled: March 13, 2018Date of Patent: January 26, 2021Assignee: STMicroelectronics S.r.l.Inventors: Matteo Quartiroli, Alessandro Mecchia, Paolo Pesenti, Stefano Facchinetti, Andrea Donadel
-
Patent number: 10648813Abstract: A demodulator demodulates an in-phase component of an input signal which is in-phase and quadrature modulated. The demodulator includes a register storing a phase calibration value having an integer part and a fractional part. A noise-shaping modulator generates a succession of quantized values of integer type, the quantized values having a mean equal to the phase calibration value. A generating stage generates a demodulating signal phase locked with the input signal, the demodulating signal having a phase which depends linearly on the quantized values. A demodulating stage demodulates the input signal by means of the demodulating signal.Type: GrantFiled: March 13, 2018Date of Patent: May 12, 2020Assignee: STMicroelectronics S.r.l.Inventors: Alessandro Mecchia, Matteo Quartiroli, Paolo Pesenti
-
Publication number: 20180274924Abstract: A demodulator demodulates an in-phase component of an input signal which is in-phase and quadrature modulated. The demodulator includes a register storing a phase calibration value having an integer part and a fractional part. A noise-shaping modulator generates a succession of quantized values of integer type, the quantized values having a mean equal to the phase calibration value. A generating stage generates a demodulating signal phase locked with the input signal, the demodulating signal having a phase which depends linearly on the quantized values. A demodulating stage demodulates the input signal by means of the demodulating signal.Type: ApplicationFiled: March 13, 2018Publication date: September 27, 2018Inventors: Alessandro Mecchia, Matteo Quartiroli, Paolo Pesenti
-
Publication number: 20180274941Abstract: A demodulator for demodulating the in-phase component of an input signal which is in-phase and quadrature modulated. The demodulator includes a register storing a phase calibration value and a temperature sensor that performs a plurality of temperature sensings. A compensating stage generates for each temperature sensed a corresponding first sample on the basis of the difference between the sensed temperature and a calibration temperature and a compensation function indicative of a relationship existing between the phase of the input signal and the temperature. A combination stage generates a plurality of second samples, each second sample being a function of the phase calibration value and a corresponding first sample. A generating stage generates a demodulating signal having a phase which depends on the second samples and a demodulating stage demodulates the input signal by means of the demodulating signal.Type: ApplicationFiled: March 13, 2018Publication date: September 27, 2018Inventors: Matteo Quartiroli, Alessandro Mecchia, Paolo Pesenti, Stefano Facchinetti, Andrea Donadel
-
Patent number: 9755658Abstract: One or more first signals and one or more second signals, wherein the second signal(s) are slowly varying or low frequency signals in comparison with the first signals and are converted from analog to digital by sampling the first signals and the second signals to produce samples thereof for analog-to-digital conversion, subjecting the samples of the first signals to conversion to digital at a certain conversion rate, subjecting the samples of the second signal to conversion to digital by segments so that these segments are subjected to conversion to digital along with the samples of the first signals at the respective conversion rate, and reconstructing digital converted samples of the second signal from the segments subjected to conversion to digital.Type: GrantFiled: September 26, 2016Date of Patent: September 5, 2017Assignee: STMICROELECTRONICS S.R.L.Inventors: Matteo Quartiroli, Salvatore Poli, Roberto Faravelli, Giovanni Carlo Tripoli
-
Publication number: 20170012635Abstract: One or more first signals and one or more second signals, wherein the second signal(s) are slowly varying or low frequency signals in comparison with the first signals and are converted from analog to digital by sampling the first signals and the second signals to produce samples thereof for analog-to-digital conversion, subjecting the samples of the first signals to conversion to digital at a certain conversion rate, subjecting the samples of the second signal to conversion to digital by segments so that these segments are subjected to conversion to digital along with the samples of the first signals at the respective conversion rate, and reconstructing digital converted samples of the second signal from the segments subjected to conversion to digital.Type: ApplicationFiled: September 26, 2016Publication date: January 12, 2017Inventors: Matteo Quartiroli, Salvatore Poli, Roberto Faravelli, Giovanni Carlo Tripoli