Patents by Inventor Matthew B. Haycock
Matthew B. Haycock has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8571513Abstract: For one disclosed embodiment, an integrated circuit may comprise an internal transmission line in one or more layers of the integrated circuit. The internal transmission line may be coupled to receive a signal from an external transmission line at a first end of the internal transmission line without use of termination circuitry. The internal transmission line may transmit the signal passively to a second end of the internal transmission line. The integrated circuit may also comprise first circuitry having an input coupled to the internal transmission line at a first location of the internal transmission line to receive the signal and second circuitry having an input coupled to the internal transmission line at a second location of the internal transmission line to receive the signal. The second location may be different from the first location. Other embodiments are also disclosed.Type: GrantFiled: July 2, 2012Date of Patent: October 29, 2013Assignee: Intel CorporationInventors: Frank O'Mahony, Bryan Casper, James Jaussi, Matthew B. Haycock, Joseph Kennedy, Mozhgan Mansuri, Stephen R. Mooney
-
Publication number: 20120281323Abstract: For one disclosed embodiment, an integrated circuit may comprise an internal transmission line in one or more layers of the integrated circuit. The internal transmission line may be coupled to receive a signal from an external transmission line at a first end of the internal transmission line without use of termination circuitry. The internal transmission line may transmit the signal passively to a second end of the internal transmission line. The integrated circuit may also comprise first circuitry having an input coupled to the internal transmission line at a first location of the internal transmission line to receive the signal and second circuitry having an input coupled to the internal transmission line at a second location of the internal transmission line to receive the signal. The second location may be different from the first location. Other embodiments are also disclosed.Type: ApplicationFiled: July 2, 2012Publication date: November 8, 2012Inventors: Frank O'Mahony, Bryan Casper, James Jaussi, Matthew B. Haycock, Joseph Kennedy, Mozhgan Mansuri, Stephen R. Mooney
-
Patent number: 8213894Abstract: For one disclosed embodiment, an integrated circuit may comprise an internal transmission line in one or more layers of the integrated circuit. The internal transmission line may be coupled to receive a signal from an external transmission line at a first end of the internal transmission line without use of termination circuitry. The internal transmission line may transmit the signal passively to a second end of the internal transmission line. The integrated circuit may also comprise first circuitry having an input coupled to the internal transmission line at a first location of the internal transmission line to receive the signal and second circuitry having an input coupled to the internal transmission line at a second location of the internal transmission line to receive the signal. The second location may be different from the first location. Other embodiments are also disclosed.Type: GrantFiled: December 29, 2005Date of Patent: July 3, 2012Assignee: Intel CorporationInventors: Frank O'Mahony, Bryan Casper, James Jaussi, Matthew B. Haycock, Joseph Kennedy, Mozhgan Mansuri, Stephen R. Mooney
-
Patent number: 7653165Abstract: A system and method for encoding and receiving data is provided. The data is encoded as a pulse amplitude modulated signal such that the amplitude signals do not transition from the highest signal level to the lowest signal level and do not transition from the lowest signal level to the highest signal level. The encoding and decoding is performed in some embodiments via a lookup table, and in further embodiments is designed to minimize the step between sequential pulse amplitude modulated symbols.Type: GrantFiled: March 24, 2008Date of Patent: January 26, 2010Assignee: Intel CorporationInventors: Bryan K. Casper, Shekhar Y. Borkar, Stephen R. Mooney, Aaron K. Martin, Joseph T. Kennedy, Matthew B. Haycock, James E. Jaussi
-
Publication number: 20080181331Abstract: A system and method for encoding and receiving data is provided. The data is encoded as a pulse amplitude modulated signal such that the amplitude signals do not transition from the highest signal level to the lowest signal level and do not transition from the lowest signal level to the highest signal level. The encoding and decoding is performed in some embodiments via a lookup table, and in further embodiments is designed to minimize the step between sequential pulse amplitude modulated symbols.Type: ApplicationFiled: March 24, 2008Publication date: July 31, 2008Inventors: Bryan K. Casper, Shekhar Y. Borkar, Stephen R. Mooney, Aaron K. Martin, Joseph T. Kennedy, Matthew B. Haycock, James E. Jaussi
-
Patent number: 7391834Abstract: A system and method for encoding and receiving data is provided. The data is encoded as a pulse amplitude modulated signal such that the amplitude signals do not transition from the highest signal level to the lowest signal level and do not transition from the lowest signal level to the highest signal level. The encoding and decoding is performed in some embodiments via a lookup table, and in further embodiments is designed to minimize the step between sequential pulse amplitude modulated symbols.Type: GrantFiled: October 1, 2002Date of Patent: June 24, 2008Assignee: Intel CorporationInventors: Bryan K. Casper, Shekhar Y. Borkar, Stephen R. Mooney, Aaron K. Martin, Joseph T. Kennedy, Matthew B. Haycock, James E. Jaussi
-
Patent number: 7328361Abstract: A digital bus includes a transmitter unit, a receiver unit, and a transmission medium to couple the transmitter unit to the receiver unit and to provide a path for exchanging information between the transmitter unit and the receiver unit. The receiver unit includes a first-in-first-out (FIFO) unit and a synchronizer unit for receiving information from the transmitter unit. The synchronizer unit receives a plurality of write clock signals and a reset signal and generates a read reset signal positioned with respect to the plurality write clock signals and a sample clock signal. The read reset signal has a latency with respect to each of the plurality of write reset signals of between 0 and 1 clock cycles.Type: GrantFiled: May 31, 2005Date of Patent: February 5, 2008Assignee: Intel CorporationInventors: Matthew B. Haycock, Amaresh Pangal
-
Patent number: 7222208Abstract: A simultaneous bidirectional port coupled to a bus includes a synchronization circuit that synchronizes the port with another simultaneous data port coupled to the same bus. The synchronization circuit includes an output driver having an imbalanced output impedance, and includes a receiver with input hysteresis. The input hysteresis of the receiver is not satisfied unless both drivers with imbalanced output impedance coupled to the bus assert an output signal. Each driver asserts a signal on the bus when initialization of the corresponding simultaneous bidirectional port is complete. When both simultaneous bidirectional ports are initialized, the hysteresis of the receivers is satisfied, and each port is notified that both have been initialized.Type: GrantFiled: August 23, 2000Date of Patent: May 22, 2007Assignee: Intel CorporationInventors: Matthew B. Haycock, Amaresh Pangal
-
Patent number: 7177288Abstract: A device includes a bus, a first transmitter connected to the bus and configured to transmit a first signal over the bus in a first frequency band, a second transmitter connected to the bus and configured to transmit a second signal over the bus in a second frequency band at the same time that the first transmitter is transmitting the first signal, a first receiver connected to the bus and configured to receive the first signal transmitted over the bus in the first frequency band, and a second receiver connected to the bus and configured to receive the second signal transmitted over the bus in the second frequency band. The first frequency band and the second frequency band occupy different portions of the frequency spectrum.Type: GrantFiled: November 28, 2001Date of Patent: February 13, 2007Assignee: Intel CorporationInventors: Stephen R. Mooney, Aaron K. Martin, Matthew B. Haycock, Bryan K. Casper, Shekhar Y. Borkar, Joseph T. Kennedy, James E. Jaussi
-
Patent number: 7171510Abstract: The invention provides, in an embodiment, an apparatus, method and means for unintrusively observing, echoing and reading signals transmitted by one of a bus and wireless communication, without disturbing electrical properties of the bus, without adding bus latency, and without adding signal discontinuities. In an aspect, a buffer having a trigger is coupled with a component that connects to a memory bus, the buffer echoes signals to an observability port, and a diagnostic device reads the echoed signals. In an aspect, the bus is one of a simultaneous bi-directional (SBD) bus having ternary logic levels, a single ended bus, a differential bus, an optically coupled bus, a chipset bus, a frontside bus, an input/output (I/O) bus, a peripheral component interface (PCI) bus, and an industry standard architecture (ISA) bus. In an aspect, the buffer echoes bus signals having frequencies between 500 MHz. and 5 GHz. In an aspect, the buffer echoes bus signals having frequencies of at least 5 GHz.Type: GrantFiled: December 28, 2000Date of Patent: January 30, 2007Assignee: Intel CorporationInventors: Matthew B. Haycock, Shekhar Y. Borkar, Stephen R. Mooney, Aaron K. Martin, Joseph T. Kennedy
-
Patent number: 7120838Abstract: A clock deskew method includes receiving a data signal and a clock signal, processing the data signal to generate a jitter characterization parameter, shifting the clock signal by about 90° from the jitter characterization parameter to generate a sampling clock signal, and sampling the data signal with the sampling clock signal to generate a deskewed data signal. A clock deskew unit includes a clock unit, a sampling unit, and a deskew unit. The deskew unit includes a jitter characterization unit that generates a jitter characterization parameter. The jitter characterization parameter establishes a phase location for aligning a clock signal. Shifting the clock signal by about 90° from the phase location of the jitter characterization parameter provides a location for sampling a data signal to generate a deskewed data signal.Type: GrantFiled: March 26, 2002Date of Patent: October 10, 2006Assignee: Intel CorporationInventors: Bryan K. Casper, Stephen R. Mooney, Aaron K. Martin, Joseph T. Kennedy, Matthew B. Haycock
-
Patent number: 6901526Abstract: A digital bus includes a transmitter unit, a receiver unit, and a transmission medium to couple the transmitter unit to the receiver unit and to provide a path for exchanging information between the transmitter unit and the receiver unit. The receiver unit includes a first-in-first-out (FIFO) unit and a synchronizer unit for receiving information from the transmitter unit. The synchronizer unit receives a plurality of write clock signals and a reset signal and generates a read reset signal positioned with respect to the plurality write clock signals and a sample clock signal. The read reset signal has a latency with respect to each of the plurality of write reset signals of between 0 and 1 clock cycles.Type: GrantFiled: November 8, 2000Date of Patent: May 31, 2005Assignee: Intel CorporationInventors: Matthew B. Haycock, Amaresh Pangal
-
Patent number: 6894536Abstract: A digital interconnect system transmits pulses across a differential transmission line in response to transitions in an input data signal.Type: GrantFiled: December 10, 2001Date of Patent: May 17, 2005Assignee: Intel CorporationInventors: Aaron K. Martin, Bryan K. Casper, Shekhar Y. Borkar, Stephen R. Mooney, Joseph T. Kennedy, Matthew B. Haycock, James E. Jaussi
-
Patent number: 6847617Abstract: In some embodiments, the invention involves a system having a first group of integrated circuits connected in a truncated ring fashion, wherein the truncated ring includes a truncated region to allow for additional integrated circuits to be added to the ring. In some embodiments, the invention involves a system having a group of integrated circuits connected in a pseudo ring fashion, wherein the pseudo ring is created by data flow of bi-directional signaling between the integrated circuits. In some embodiments, the invention involves a system having a group of integrated circuits connected in a pseudo differential arrangement in which multiple conductors carrying signals share a common reference signal conductor.Type: GrantFiled: March 26, 2001Date of Patent: January 25, 2005Assignee: Intel CorporationInventors: Shekhar Y Borkar, Matthew B. Haycock, Stephen R. Mooney, Aaron K. Martin, Joseph T. Kennedy
-
Patent number: 6845424Abstract: A memory system provides includes multiple memory devices or banks of memory devices that are assigned frequency pass-bands. Each memory device includes frequency translation circuitry to up-convert and down-convert data signals to and from the assigned frequency pass-band. Some embodiments include simultaneous bidirectional communications between memory devices and a controller by assigning multiple frequency pass-bands to each memory device or bank of memory devices. A memory system substrate is provided with bandpass filters between memory device footprints and other device footprints.Type: GrantFiled: January 31, 2002Date of Patent: January 18, 2005Assignee: Intel CorporationInventors: Bryan K. Casper, Shekhar Y. Borkar, Stephen R. Mooney, Aaron K. Martin, Joseph T. Kennedy, Matthew B. Haycock, James E. Jaussi
-
Publication number: 20040225778Abstract: In some embodiments, the invention involves a system having a first group of integrated circuits connected in a truncated ring fashion, wherein the truncated ring includes a truncated region to allow for additional integrated circuits to be added to the ring. In some embodiments, the invention involves a system having a group of integrated circuits connected in a pseudo ring fashion, wherein the pseudo ring is created by data flow of bi-directional signaling between the integrated circuits. In some embodiments, the invention involves a system having a group of integrated circuits connected in a pseudo differential arrangement in which multiple conductors carrying signals share a common reference signal conductor.Type: ApplicationFiled: March 26, 2001Publication date: November 11, 2004Inventors: Shekhar Y. Borkar, Matthew B. Haycock, Stephen R. Mooney, Aaron K. Martin, Joseph T. Kennedy
-
Patent number: 6803790Abstract: A simultaneous bidirectional port coupled to a bus combines a synchronization circuit and a clock circuit. The synchronization and clock circuit synchronizes the port with another simultaneous data port coupled to the same bus. A clock driver circuit is provided that is capable of being turned on and off. Prior to synchronization, the clock driver is off, and after synchronization, the clock driver is on. A clock receiver circuit includes a clock detection circuit to detect the presence of an input clock signal. When an integrated circuit is ready to communicate, the output clock driver is turned on and the clock detection circuit is monitored to determine when an input clock signal is received. When both the output clock driver is turned on, and an input clock signal is being received, the simultaneous bidirectional port is synchronized, and communication between integrated circuits can take place.Type: GrantFiled: October 21, 2003Date of Patent: October 12, 2004Assignee: Intel CorporationInventors: Matthew B. Haycock, Stephen R. Mooney, Aaron K. Martin
-
Patent number: 6791356Abstract: A simultaneous bidirectional port coupled to a bus combines a synchronization circuit and a clock circuit. The synchronization and clock circuit synchronizes the port with another simultaneous data port coupled to the same bus. A clock driver circuit is provided that is capable of being turned on and off. Prior to synchronization, the clock driver is off, and after synchronization, the clock driver is on. A clock receiver circuit includes a clock detection circuit to detect the presence of an input clock signal. When an integrated circuit is ready to communicate, the output clock driver is turned on and the clock detection circuit is monitored to determine when an input clock signal is received. When both the output clock driver is turned on, and an input clock signal is being received, the simultaneous bidirectional port is synchronized, and communication between integrated circuits can take place.Type: GrantFiled: June 28, 2001Date of Patent: September 14, 2004Assignee: Intel CorporationInventors: Matthew B. Haycock, Stephen R. Mooney, Aaron K. Martin
-
Patent number: 6747474Abstract: In some embodiments, the invention involves multiple integrated circuit stubs coupled in series. At least one of the integrated circuit stubs including first conductors to receive signals from a first adjacent one of the integrated circuit stubs, second conductors to provide signals to a second adjacent one of the integrated circuit stubs, and third conductors to provide signals to an integrated circuit chip. The integrated circuit stubs include first drivers and second drivers coupled to the first, second, and third conductors, wherein the first drivers receive the external signals from the first conductors and drive them onto the second conductors and the second drivers receive signals from the first conductors and drive them onto the third conductors.Type: GrantFiled: February 28, 2001Date of Patent: June 8, 2004Assignee: Intel CorporationInventors: Shekhar Y. Borkar, Matthew B. Haycock, Stephen R. Mooney, Aaron K. Martin, Joseph T. Kennedy
-
Patent number: 6741107Abstract: A synchronous clock generator for an integrated circuit is described in which a delay lock loop circuit may be used to delay a first input signal. A delay circuit is coupled to the delay lock loop circuit and receives a control voltage from the delay lock loop circuit, which is used to delay a second input signal. The first and second input signal may be complimentary.Type: GrantFiled: March 8, 2001Date of Patent: May 25, 2004Assignee: Intel CorporationInventors: Shekhar Y. Borkar, Matthew B. Haycock, Stephen R. Mooney, Aaron K. Martin, Joseph T. Kennedy