Patents by Inventor Michael Ogrinc
Michael Ogrinc has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9508111Abstract: A method and system for detecting a display mode suitable for a reduced display refresh rate are disclosed. Specifically, one embodiment of the present invention sets forth a computing device, which includes a memory and a processing unit. The memory stores multiple image surface data. The processing unit is configured to compose a first display frame from a first base surface and optionally a first overlay surface, calculate a first numerical code representative of a first frame content of the first display frame, compose a second display frame from a second base surface and optionally a second overlay surface, calculate a second numerical code representative of a second frame content of the second display frame, and track the results of comparing the first numerical code with the second numerical code to determine whether a change between the first frame content and the second frame content has occurred.Type: GrantFiled: December 14, 2007Date of Patent: November 29, 2016Assignee: NVIDIA CorporationInventors: Michael A. Ogrinc, Brett T. Hannigan, David Wyatt
-
Patent number: 9489712Abstract: One embodiment of the present invention sets forth a system for generating multiple video output signals from a single video pipeline within a graphics processing unit. Pixel data from more than one display surface is retrieved and multiplexed before being transmitted to a video pipeline for processing. The resulting video pixel data is routed to video output encoders, which selectively accept the video pixel data for transmission to attached display devices.Type: GrantFiled: April 9, 2012Date of Patent: November 8, 2016Assignee: NVIDIA CorporationInventors: Duncan A. Riach, Michael A. Ogrinc, Brijesh Tripathi, Wayne D. Young
-
Patent number: 9292069Abstract: One embodiment of the present invention sets forth a technique for controlling mode switches in hardware. The resource manager includes an “is mode possible” function that evaluates a given mode in conjunction with the limitations of the hardware to determine if the given mode is feasible. The display driver is configured to call this function to validate a proposed mode before generating commands specifying the state changes for the display heads. The display software interface hardware module within the GPU processes these commands and follows a standard sequence of steps to implement the mode switch. The steps may include interrupts to the resource manager to re-validate the proposed mode, again calling the “is mode possible” function, or perform operations that are not yet supported in the hardware. Advantageously, controlling mode switches in hardware enables less error-prone, more efficient, and more discerning mode switches relative to controlling mode switches in software.Type: GrantFiled: November 26, 2007Date of Patent: March 22, 2016Assignee: NVIDIA CorporationInventors: Duncan A. Riach, Michael A. Ogrinc, Leslie E. Neft
-
Patent number: 8823725Abstract: A system, method, and computer program product are provided for determining a duty cycle for a pixel (e.g. of alternating pixel values to achieve an average pixel color). In use, a first value of a sub-color component bit of a pixel is determined. Additionally, a second value for the sub-color component bit of the pixel is calculated. Further, a duty cycle for alternating between the first value and the second value is determined (e.g. which when applied at normal display frame rate may achieve an average color).Type: GrantFiled: December 17, 2008Date of Patent: September 2, 2014Assignee: NVIDIA CorporationInventors: David Wyatt, Daniel William Nolan, Michael A. Ogrinc
-
Patent number: 8334857Abstract: A method and system are implemented to dynamically control a display refresh rate. Specifically, one embodiment of the present invention sets forth a method, which comprises the steps of driving a display device at a first refresh rate over a period of time, measuring a number of first content frames with changes in content out of a plurality of content frames that are generated over the period of time for the display device, and driving the display device at a second refresh rate if the number of the first content frames meets a first condition associated with a first threshold reference, and optionally driving the display device at a third refresh rate if the number of first content frames meets a second condition associated with a second threshold reference.Type: GrantFiled: December 14, 2007Date of Patent: December 18, 2012Assignee: Nvidia CorporationInventors: Michael A. Ogrinc, Brett T. Hannigan, David Wyatt
-
Patent number: 8284152Abstract: Embodiments of the present invention generally provide m Methods and apparatus for reducing power consumption of backlit displays are described. Power consumption is reduced by dimming backlighting by a first scale factor and boosting pixel values by a second scale factor to compensate for the dimming. The scale factors may be constant values. Alternately, one or both of the scale factors may be determined based on pixel values for one or more frames to be displayed and/or one or more frames that have been displayed. For example, scale factors may be calculated based on an average linear amplitude of one or more frames of pixel values or from a maximum pixel value of one or more frames of pixel values. A graphical processing system is described including an integrated circuit capable of transforming a pixel value from a gamma-compensated space to a linear space.Type: GrantFiled: December 12, 2007Date of Patent: October 9, 2012Assignee: NVIDIA CorporationInventors: Stephen D. Lew, Michael A. Ogrinc
-
Publication number: 20120206461Abstract: A method and apparatus for controlling a self-refreshing display device coupled to a graphics controller are disclosed. A self-refreshing display device has a capability to drive the display based on video signals generated from a local frame buffer in the display device. A graphics controller coupled to the display device may optimally be placed in one or more power saving states when the display device is operating in a panel self-refresh mode. The graphics controller detects one or more progressive levels of idleness in the graphics controller and the pixel data stored in a frame buffer. Based on the detected idleness, the graphics controller signals the display device to enter or exit the panel self-refresh mode and enters a power saving state. When exiting the panel self-refresh mode, the display device and/or graphics controller ensure that the video signals generated by the local controller and the graphics controller are aligned.Type: ApplicationFiled: February 10, 2011Publication date: August 16, 2012Inventors: David WYATT, Michael A. Ogrinc, David Matthew Stears, Thomas E. Dewey, Manish Modi
-
Publication number: 20120207208Abstract: A method and apparatus for controlling a self-refreshing display device coupled to a graphics controller are disclosed. A self-refreshing display device has a capability to drive the display based on video signals generated from a local frame buffer in the display device. A graphics controller coupled to the display device may optimally be placed in one or more power saving states when the display device is operating in a panel self-refresh mode. The graphics controller detects one or more progressive levels of idleness in the graphics controller and the pixel data stored in a frame buffer. Based on the detected idleness, the graphics controller signals the display device to enter or exit the panel self-refresh mode and enters a power saving state. When exiting the panel self-refresh mode, the display device and/or graphics controller ensure that the video signals generated by the local controller and the graphics controller are aligned.Type: ApplicationFiled: February 10, 2011Publication date: August 16, 2012Inventors: David WYATT, Michael A. Ogrinc, David Matthew Stears, Thomas E. Dewey, Manish Modi
-
Publication number: 20120194530Abstract: One embodiment of the present invention sets forth a system for generating multiple video output signals from a single video pipeline within a graphics processing unit. Pixel data from more than one display surface is retrieved and multiplexed before being transmitted to a video pipeline for processing. The resulting video pixel data is routed to video output encoders, which selectively accept the video pixel data for transmission to attached display devices.Type: ApplicationFiled: April 9, 2012Publication date: August 2, 2012Inventors: Duncan A. RIACH, Michael A. Ogrinc, Brijesh Tripathi, Wayne D. Young
-
Patent number: 8234488Abstract: One embodiment of the present invention sets forth a technique for controlling mode switches in hardware. The resource manager includes an “is mode possible” function that evaluates a given mode in conjunction with the limitations of the hardware to determine if the given mode is feasible. The display driver is configured to call this function to validate a proposed mode before generating commands specifying the state changes for the display heads. The display software interface hardware module within the GPU processes these commands and follows a standard sequence of steps to implement the mode switch. The steps may include interrupts to the resource manager to re-validate the proposed mode, again calling the “is mode possible” function, or perform operations that are not yet supported in the hardware. Advantageously, controlling mode switches in hardware enables less error-prone, more efficient, and more discerning mode switches relative to controlling mode switches in software.Type: GrantFiled: November 26, 2007Date of Patent: July 31, 2012Assignee: NVIDIA CorporationInventors: Duncan A. Riach, Michael A. Ogrinc, Leslie E. Neft
-
Patent number: 8179388Abstract: A display refresh system, method and computer program product are provided. In use, a refresh rate is adjusted for power saving purposes, and/or any other purpose(s) for that matter. Further, various embodiments are provided for reducing visual manifestations associated with a transition between a first refresh rate and a second refresh rate.Type: GrantFiled: December 15, 2006Date of Patent: May 15, 2012Assignee: NVIDIA CorporationInventors: David Wyatt, Michael A. Ogrinc, Brett T. Hannigan
-
Patent number: 8154556Abstract: One embodiment of the present invention sets forth a system for generating multiple video output signals from a single video pipeline within a graphics processing unit. Pixel data from more than one display surface is retrieved and multiplexed before being transmitted to a video pipeline for processing. The resulting video pixel data is routed to video output encoders, which selectively accept the video pixel data for transmission to attached display devices.Type: GrantFiled: December 12, 2007Date of Patent: April 10, 2012Assignee: NVIDIA CorporationInventors: Duncan A. Riach, Michael A. Ogrinc, Brijesh Tripathi, Wayne D. Young
-
Patent number: 8134567Abstract: One embodiment of the present invention sets forth a system for computing and error checking configuration parameters related to raster image generation within a graphics processing unit. Input parameters are validated by a hardware-based error checking engine. A hardware-based pre-calculation engine uses validated input parameters to compute additional private configuration parameters used by the raster image generation circuitry within a graphics processing unit.Type: GrantFiled: November 6, 2007Date of Patent: March 13, 2012Assignee: NVIDIA CorporationInventors: Duncan A. Riach, Leslie E. Neft, Michael A. Ogrinc, Tyvis C. Cheung
-
Patent number: 8125491Abstract: One embodiment of the present invention sets forth a system for generating multiple video output signals from a single video pipeline within a graphics processing unit. Pixel data from more than one display surface is retrieved and multiplexed before being transmitted to a video pipeline for processing. The resulting video pixel data is routed to video output encoders, which selectively accept the video pixel data for transmission to attached display devices.Type: GrantFiled: November 6, 2007Date of Patent: February 28, 2012Assignee: NVIDIA CorporationInventors: Duncan A. Riach, Michael A. Ogrinc, Brijesh Tripathi, Wayne D. Young
-
Patent number: 8120621Abstract: A method and system are implemented to measure quantitative changes in display frame content for dynamically controlling a display refresh rate. Specifically, one embodiment of the present invention sets forth a method, which includes the steps of composing a first display frame from a first set of rendered image surfaces, composing a second display frame from a second set of rendered image surfaces, dividing the first display frame and the second display frame into a same number of frame regions. Also, for each of the frame regions, the method also includes the steps of calculating a first set of numerical codes and a second set of numerical codes representative of the content associated with the frame region in the first and second display frame, respectively; and determining an amount of changes in content between the first display frame and the second display frame based on the results of comparing the first set of numerical codes against the second set of numerical code.Type: GrantFiled: December 14, 2007Date of Patent: February 21, 2012Assignee: NVIDIA CorporationInventors: Michael A. Ogrinc, Brett T. Hannigan, David Wyatt
-
Patent number: 8085239Abstract: Embodiments of the present invention generally provide methods and apparatus for reducing power consumption of backlit displays are described. Power consumption is reduced by dimming backlighting by a first scale factor and boosting pixel values by a second scale factor to compensate for the dimming. The scale factors may be constant values. Alternately, one or both of the scale factors may be determined based on pixel values for one or more frames to be displayed and/or one or more frames that have been displayed. For example, scale factors may be calculated based on an average linear amplitude of one or more frames of pixel values or from a maximum pixel value of one or more frames of pixel values. A graphical processing system is described including an integrated circuit capable of transforming a pixel value from a gamma-compensated space to a linear space.Type: GrantFiled: January 2, 2007Date of Patent: December 27, 2011Assignee: NVIDIA CorporationInventors: Stephen D. Lew, Michael A. Ogrinc
-
Patent number: 8059086Abstract: Embodiments of the present invention generally provide m Methods and apparatus for reducing power consumption of backlit displays are described. Power consumption is reduced by dimming backlighting by a first scale factor and boosting pixel values by a second scale factor to compensate for the dimming. The scale factors may be constant values. Alternately, one or both of the scale factors may be determined based on pixel values for one or more frames to be displayed and/or one or more frames that have been displayed. For example, scale factors may be calculated based on an average linear amplitude of one or more frames of pixel values or from a maximum pixel value of one or more frames of pixel values. A graphical processing system is described including an integrated circuit capable of transforming a pixel value from a gamma-compensated space to a linear space.Type: GrantFiled: December 14, 2007Date of Patent: November 15, 2011Assignee: NVIDIA CorporationInventors: Stephen D. Lew, Michael A. Ogrinc
-
Patent number: 8049761Abstract: One embodiment of the present invention sets forth a protocol for packing and transferring pixel data between integrated circuits. The data transfer protocol may be used between a graphics processing unit and a video output encoder unit. The data transfers may include up to 20 pixels per arbitration cycle. By packing pixel data for transfer over a bus with a relatively small set of output pins, overall package pin count is reduced, while maintaining sufficient bandwidth to carry the pixel data the output pins. By moving the analog circuitry to a separate device, linked to the GPU via the bus, noise from the GPU may be effectively mitigate through physical separation.Type: GrantFiled: November 8, 2007Date of Patent: November 1, 2011Assignee: NVIDIA CorporationInventors: Duncan A. Riach, Michael A. Ogrinc, Tyvis C. Cheung
-
Patent number: 8044922Abstract: Embodiments of the present invention generally provide m Methods and apparatus for reducing power consumption of backlit displays are described. Power consumption is reduced by dimming backlighting by a first scale factor and boosting pixel values by a second scale factor to compensate for the dimming. The scale factors may be constant values. Alternately, one or both of the scale factors may be determined based on pixel values for one or more frames to be displayed and/or one or more frames that have been displayed. For example, scale factors may be calculated based on an average linear amplitude of one or more frames of pixel values or from a maximum pixel value of one or more frames of pixel values. A graphical processing system is described including an integrated circuit capable of transforming a pixel value from a gamma-compensated space to a linear space.Type: GrantFiled: December 12, 2007Date of Patent: October 25, 2011Assignee: NVIDIA CorporationInventors: Stephen D. Lew, Michael A. Ogrinc
-
Patent number: 8044923Abstract: Embodiments of the present invention generally provide m Methods and apparatus for reducing power consumption of backlit displays are described. Power consumption is reduced by dimming backlighting by a first scale factor and boosting pixel values by a second scale factor to compensate for the dimming. The scale factors may be constant values. Alternately, one or both of the scale factors may be determined based on pixel values for one or more frames to be displayed and/or one or more frames that have been displayed. For example, scale factors may be calculated based on an average linear amplitude of one or more frames of pixel values or from a maximum pixel value of one or more frames of pixel values. A graphical processing system is described including an integrated circuit capable of transforming a pixel value from a gamma-compensated space to a linear space.Type: GrantFiled: December 12, 2007Date of Patent: October 25, 2011Assignee: NVIDIA CorporationInventors: Stephen D. Lew, Michael A. Ogrinc