Patents by Inventor Michael R. Seningen
Michael R. Seningen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240111685Abstract: A method and apparatus for storing and accessing sparse data is disclosed. A sparse array circuit may receive information indicative of a request to perform a read operation on a memory circuit that includes multiple banks. The sparse array circuit may compare an address included in the received information to multiple entries that correspond to address locations in the memory circuit that store sparse data. In response to a determination that that the address matches a particular entry, the sparse array may generate one or more control signals that may disable the read operation, and cause a data control circuit to transmits the sparse data pattern.Type: ApplicationFiled: September 27, 2023Publication date: April 4, 2024Inventors: Michael R. Seningen, Ben D. Jarrett, Edward M. McCombs, Greg M. Hess
-
Patent number: 11803480Abstract: A method and apparatus for storing and accessing sparse data is disclosed. A sparse array circuit may receive information indicative of a request to perform a read operation on a memory circuit that includes multiple banks. The sparse array circuit may compare an address included in the received information to multiple entries that correspond to address locations in the memory circuit that store sparse data. In response to a determination that that the address matches a particular entry, the sparse array may generate one or more control signals that may disable the read operation, and cause a data control circuit to transmits the sparse data pattern.Type: GrantFiled: May 9, 2022Date of Patent: October 31, 2023Assignee: Apple Inc.Inventors: Michael R. Seningen, Ben D. Jarrett, Edward M. McCombs, Greg M. Hess
-
Patent number: 11755480Abstract: A cache memory circuit that evicts cache lines based on which cache lines are storing background data patterns is disclosed. The cache memory circuit can store multiple cache lines and, in response to receiving a request to store a new cache line, can select a particular one of previously stored cache lines. The selection may be performed based on data patterns included in the previously stored cache lines. The cache memory circuit can also perform accesses where the internal storage arrays are not activated in response to determining data in the location specified by the requested address is background data. In systems employing virtual addresses, a translation lookaside buffer can track the location of background data in the cache memory circuit.Type: GrantFiled: September 2, 2022Date of Patent: September 12, 2023Assignee: Apple Inc.Inventor: Michael R. Seningen
-
Publication number: 20220414009Abstract: A cache memory circuit that evicts cache lines based on which cache lines are storing background data patterns is disclosed. The cache memory circuit can store multiple cache lines and, in response to receiving a request to store a new cache line, can select a particular one of previously stored cache lines. The selection may be performed based on data patterns included in the previously stored cache lines. The cache memory circuit can also perform accesses where the internal storage arrays are not activated in response to determining data in the location specified by the requested address is background data. In systems employing virtual addresses, a translation lookaside buffer can track the location of background data in the cache memory circuit.Type: ApplicationFiled: September 2, 2022Publication date: December 29, 2022Inventor: Michael R. Seningen
-
Patent number: 11442855Abstract: A cache memory circuit that evicts cache lines based on which cache lines are storing background data patterns is disclosed. The cache memory circuit can store multiple cache lines and, in response to receiving a request to store a new cache line, can select a particular one of previously stored cache lines. The selection may be performed based on data patterns included in the previously stored cache lines. The cache memory circuit can also perform accesses where the internal storage arrays are not activated in response to determining data in the location specified by the requested address is background data. In systems employing virtual addresses, a translation lookaside buffer can track the location of background data in the cache memory circuit.Type: GrantFiled: September 25, 2020Date of Patent: September 13, 2022Assignee: Apple Inc.Inventor: Michael R. Seningen
-
Publication number: 20220269617Abstract: A method and apparatus for storing and accessing sparse data is disclosed. A sparse array circuit may receive information indicative of a request to perform a read operation on a memory circuit that includes multiple banks. The sparse array circuit may compare an address included in the received information to multiple entries that correspond to address locations in the memory circuit that store sparse data. In response to a determination that that the address matches a particular entry, the sparse array may generate one or more control signals that may disable the read operation, and cause a data control circuit to transmits the sparse data pattern.Type: ApplicationFiled: May 9, 2022Publication date: August 25, 2022Inventors: Michael R. Seningen, Ben D. Jarrett, Edward M. McCombs, Greg M. Hess
-
Patent number: 11327896Abstract: A method and apparatus for storing and accessing sparse data is disclosed. A sparse array circuit may receive information indicative of a request to perform a read operation on a memory circuit that includes multiple banks. The sparse array circuit may compare an address included in the received information to multiple entries that correspond to address locations in the memory circuit that store sparse data. In response to a determination that that the address matches a particular entry, the sparse array may generate one or more control signals that may disable the read operation, and cause a data control circuit to transmits the sparse data pattern.Type: GrantFiled: June 22, 2020Date of Patent: May 10, 2022Assignee: Apple Inc.Inventors: Michael R. Seningen, Ben D. Jarrett, Edward M. McCombs, Greg M. Hess
-
Publication number: 20220100655Abstract: A cache memory circuit that evicts cache lines based on which cache lines are storing background data patterns is disclosed. The cache memory circuit can store multiple cache lines and, in response to receiving a request to store a new cache line, can select a particular one of previously stored cache lines. The selection may be performed based on data patterns included in the previously stored cache lines. The cache memory circuit can also perform accesses where the internal storage arrays are not activated in response to determining data in the location specified by the requested address is background data. In systems employing virtual addresses, a translation lookaside buffer can track the location of background data in the cache memory circuit.Type: ApplicationFiled: September 25, 2020Publication date: March 31, 2022Inventor: Michael R. Seningen
-
Publication number: 20220101914Abstract: A compute-memory circuit included in a computer system may include multiple compute data storage cells coupled to a compute bit line via respective capacitors. The compute data storage cells may store respective bits of a weight value. During a multiply operation, an operand may be used to generate a voltage level on a compute word line that is used to store respective amounts of charge on the capacitors, which are coupled to the compute bit line. The voltage on the compute bit line may be converted into multiple bits whose value is indicative of a product of the operand and the weight value.Type: ApplicationFiled: May 11, 2021Publication date: March 31, 2022Inventors: Michael A. Dreesen, Ajay Bhatia, Michael R. Seningen, Greg M. Hess, Siddhesh Gaiki
-
Patent number: 10838483Abstract: A system and method for efficiently handling voltage level shifting are contemplated. In various embodiments, a first level shifter receives a first isolate enable signal based on a first power supply voltage and a second isolate enable signal based on a second power supply voltage different from the first power supply voltage. A second level shifter generates the first isolate enable signal based on both the second isolate enable signal and the first power supply voltage. A circuit block generates a data signal based on the first power supply voltage. When it is determined that isolation for the first level shifter is enabled, the first level shifter generates a voltage level on an internal particular node to a particular voltage level based on the first isolate enable signal, and also prevents, using the second isolate enable signal, the data signal from setting a voltage level on the particular node.Type: GrantFiled: September 27, 2018Date of Patent: November 17, 2020Assignee: Apple Inc.Inventors: Vivekanandan Venugopal, Michael R. Seningen, Ajay Kumar Bhatia
-
Patent number: 10812081Abstract: A computer system may include circuit blocks that may operate in different operating modes. When operating in a retention mode, a voltage level of a local power supply node for a particular circuit block may be less than a voltage level of the local power supply node when the particular circuit block is operating in an active mode. An output buffer circuit may be configured to generate, when the particular circuit block is operating in retention mode, an output signal using a circuit signal generated by the particular circuit block, and a voltage level corresponding to the active mode of operation.Type: GrantFiled: September 27, 2019Date of Patent: October 20, 2020Assignee: Apple Inc.Inventors: Michael R. Seningen, Michael A. Dreesen
-
Publication number: 20200320013Abstract: A method and apparatus for storing and accessing sparse data is disclosed. A sparse array circuit may receive information indicative of a request to perform a read operation on a memory circuit that includes multiple banks. The sparse array circuit may compare an address included in the received information to multiple entries that correspond to address locations in the memory circuit that store sparse data. In response to a determination that that the address matches a particular entry, the sparse array may generate one or more control signals that may disable the read operation, and cause a data control circuit to transmits the sparse data pattern.Type: ApplicationFiled: June 22, 2020Publication date: October 8, 2020Inventors: Michael R. Seningen, Ben D. Jarrett, Edward M. McCombs, Greg M. Hess
-
Patent number: 10691610Abstract: A method and apparatus for storing and accessing sparse data is disclosed. A sparse array circuit may receive information indicative of a request to perform a read operation on a memory circuit that includes multiple banks. The sparse array circuit may compare an address included in the received information to multiple entries that correspond to address locations in the memory circuit that store sparse data. In response to a determination that that the address matches a particular entry, the sparse array may generate one or more control signals that may disable the read operation, and cause a data control circuit to transmits the sparse data pattern.Type: GrantFiled: September 6, 2018Date of Patent: June 23, 2020Assignee: Apple Inc.Inventors: Michael R. Seningen, Ben D. Jarrett, Edward M. McCombs, Greg M. Hess
-
Publication number: 20200103957Abstract: A system and method for efficiently handling voltage level shifting are contemplated. In various embodiments, a first level shifter receives a first isolate enable signal based on a first power supply voltage and a second isolate enable signal based on a second power supply voltage different from the first power supply voltage. A second level shifter generates the first isolate enable signal based on both the second isolate enable signal and the first power supply voltage. A circuit block generates a data signal based on the first power supply voltage. When it is determined that isolation for the first level shifter is enabled, the first level shifter generates a voltage level on an internal particular node to a particular voltage level based on the first isolate enable signal, and also prevents, using the second isolate enable signal, the data signal from setting a voltage level on the particular node.Type: ApplicationFiled: September 27, 2018Publication date: April 2, 2020Inventors: Vivekanandan Venugopal, Michael R. Seningen, Ajay Kumar Bhatia
-
Patent number: 10491197Abstract: An electronic circuit is disclosed. A first flip-flop is coupled to receive a clock signal from clock gating circuit. The first flip-flop includes an input circuit having a data input, a master-slave latch, and an output circuit. Responsive to an edge of the clock signal, the master-slave latch may latch a logic value of a signal received on the data input. The output circuit is coupled to the master-slave latch, and provides a logic output signal corresponding to the logic value latched by the master-slave latch. The clock gating circuit may provide one or more inversions of the clock signal which it receives. The flip-flop provides no inversions of the clock signal.Type: GrantFiled: September 20, 2017Date of Patent: November 26, 2019Assignee: Apple Inc.Inventors: Vivekanandan Venugopal, Michael R Seningen, Ajay Bhatia
-
Patent number: 10461747Abstract: A clock gating circuit is disclosed. The clock gating circuit includes an input circuit configured to receive an enable signal and clock enable circuitry configured to receive an input clock signal. The clock gating circuit also includes a latch that captures and stores an enabled state of the enable signal when the enable signal is asserted. An output circuit is coupled to the latch, and provides an output signal corresponding to a state of the clock signal when the latch is storing the enabled state. The clock gating circuit is arranged such that, when the latch is not storing the enabled state, no dynamic power is consumed responsive to state changes of the input clock signal.Type: GrantFiled: September 20, 2017Date of Patent: October 29, 2019Assignee: Apple Inc.Inventors: Vivekanandan Venugopal, Michael R Seningen, Ajay Bhatia
-
Publication number: 20190095339Abstract: A method and apparatus for storing and accessing sparse data is disclosed. A sparse array circuit may receive information indicative of a request to perform a read operation on a memory circuit that includes multiple banks. The sparse array circuit may compare an address included in the received information to multiple entries that correspond to address locations in the memory circuit that store sparse data. In response to a determination that that the address matches a particular entry, the sparse array may generate one or more control signals that may disable the read operation, and cause a data control circuit to transmits the sparse data pattern.Type: ApplicationFiled: September 6, 2018Publication date: March 28, 2019Inventors: Michael R. Seningen, Ben D. Jarrett, Edward M. McCombs, Greg M. Hess
-
Publication number: 20190089354Abstract: A clock gating circuit is disclosed. The clock gating circuit includes an input circuit configured to receive an enable signal and clock enable circuitry configured to receive an input clock signal. The clock gating circuit also includes a latch that captures and stores an enabled state of the enable signal when the enable signal is asserted. An output circuit is coupled to the latch, and provides an output signal corresponding to a state of the clock signal when the latch is storing the enabled state. The clock gating circuit is arranged such that, when the latch is not storing the enabled state, no dynamic power is consumed responsive to state changes of the input clock signal.Type: ApplicationFiled: September 20, 2017Publication date: March 21, 2019Inventors: Vivekanandan Venugopal, Michael R. Seningen, Ajay Bhatia
-
Publication number: 20190089337Abstract: An electronic circuit is disclosed. A first flip-flop is coupled to receive a clock signal from clock gating circuit. The first flip-flop includes an input circuit having a data input, a master-slave latch, and an output circuit. Responsive to an edge of the clock signal, the master-slave latch may latch a logic value of a signal received on the data input. The output circuit is coupled to the master-slave latch, and provides a logic output signal corresponding to the logic value latched by the master-slave latch. The clock gating circuit may provide one or more inversions of the clock signal which it receives. The flip-flop provides no inversions of the clock signal.Type: ApplicationFiled: September 20, 2017Publication date: March 21, 2019Inventors: Vivekanandan Venugopal, Michael R Seningen, Ajay Bhatia
-
Patent number: 10191086Abstract: An apparatus for detecting a change in a voltage level of a power supply is disclosed. An inverter coupled to a first power supply may generate a signal dependent upon a voltage level of a second power supply. A latch coupled to the first power supply may be set based on a first voltage level of the second power supply and a first value of the signal, and re-set based on a second voltage level of the second power supply and a second value of the signal different than the first value of the signal.Type: GrantFiled: March 24, 2016Date of Patent: January 29, 2019Assignee: Apple Inc.Inventors: Michael R. Seningen, Zhao Wang, Ajay Bhatia