Patents by Inventor Michiaki Takasaka
Michiaki Takasaka has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9824415Abstract: An image processing apparatus for processing image data by a plurality of pipeline-connected processing modules is provided. The apparatus includes a first pipeline processing unit configured to include a plurality of processing modules including a processing module which processes image data for every first size; and a second pipeline processing unit configured to be branched from the first pipeline processing unit and include a plurality of processing modules including a processing module which processes image data for every second size different from the first size. The second pipeline processing unit includes, at a start, a change unit configured to acquire partial image data of the first size from the first pipeline processing unit and change the partial image data of the first size into partial image data of the second size.Type: GrantFiled: January 6, 2015Date of Patent: November 21, 2017Assignee: CANON KABUSHIKI KAISHAInventors: Michiaki Takasaka, Hisashi Ishikawa
-
Patent number: 9626731Abstract: Input amount calculation processing and output amount calculation processing corresponding to each processing module are defined. The input amount calculation processing and the output amount calculation processing are performed in a processing order (a reverse order to the processing order) to obtain a favorable peripheral pixel amount.Type: GrantFiled: August 28, 2013Date of Patent: April 18, 2017Assignee: Canon Kabushiki KaishaInventor: Michiaki Takasaka
-
Patent number: 9237097Abstract: In an information processing system in which a plurality of modules are connected to a ring bus, data transfer efficiency is enhanced by deleting an unnecessary packet from the ring bus. This invention relates to an information processing system in which a plurality of modules that execute data processing are connected to a ring bus. More particularly, this invention relates to a ring bus operation technique that allows efficient data transfer by monitoring a flag of a packet, and removing an unnecessary packet from the ring bus.Type: GrantFiled: May 5, 2014Date of Patent: January 12, 2016Assignee: Canon Kabushiki KaishaInventors: Michiaki Takasaka, Hisashi Ishikawa
-
Publication number: 20150117795Abstract: An image processing apparatus for processing image data by a plurality of pipeline-connected processing modules is provided. The apparatus includes a first pipeline processing unit configured to include a plurality of processing modules including a processing module which processes image data for every first size; and a second pipeline processing unit configured to be branched from the first pipeline processing unit and include a plurality of processing modules including a processing module which processes image data for every second size different from the first size. The second pipeline processing unit includes, at a start, a change unit configured to acquire partial image data of the first size from the first pipeline processing unit and change the partial image data of the first size into partial image data of the second size.Type: ApplicationFiled: January 6, 2015Publication date: April 30, 2015Inventors: Michiaki Takasaka, Hisashi Ishikawa
-
Patent number: 8948542Abstract: An image processing apparatus for processing image data by a plurality of pipeline-connected processing modules is provided. The apparatus includes a first pipeline processing unit configured to include a plurality of processing modules including a processing module which processes image data for every first size; and a second pipeline processing unit configured to be branched from the first pipeline processing unit and include a plurality of processing modules including a processing module which processes image data for every second size different from the first size. The second pipeline processing unit includes, at a start, a change unit configured to acquire partial image data of the first size from the first pipeline processing unit and change the partial image data of the first size into partial image data of the second size.Type: GrantFiled: June 3, 2011Date of Patent: February 3, 2015Assignee: Canon Kabushiki KaishaInventors: Michiaki Takasaka, Hisashi Ishikawa
-
Publication number: 20140241350Abstract: In an information processing system in which a plurality of modules are connected to a ring bus, data transfer efficiency is enhanced by deleting an unnecessary packet from the ring bus. This invention relates to an information processing system in which a plurality of modules that execute data processing are connected to a ring bus. More particularly, this invention relates to a ring bus operation technique that allows efficient data transfer by monitoring a flag of a packet, and removing an unnecessary packet from the ring bus.Type: ApplicationFiled: May 5, 2014Publication date: August 28, 2014Applicant: CANON KABUSHIKI KAISHAInventors: MICHIAKI TAKASAKA, HISASHI ISHIKAWA
-
Patent number: 8761013Abstract: In an information processing system in which a plurality of modules are connected to a ring bus, data transfer efficiency is enhanced by deleting an unnecessary packet from the ring bus. This invention relates to an information processing system in which a plurality of modules that execute data processing are connected to a ring bus. More particularly, this invention relates to a ring bus operation technique that allows efficient data transfer by monitoring a flag of a packet, and removing an unnecessary packet from the ring bus.Type: GrantFiled: February 17, 2010Date of Patent: June 24, 2014Assignee: Canon Kabushiki KaishaInventors: Michiaki Takasaka, Hisashi Ishikawa
-
Publication number: 20140064640Abstract: Input amount calculation processing and output amount calculation processing corresponding to each processing module are defined. The input amount calculation processing and the output amount calculation processing are performed in a processing order (a reverse order to the processing order) to obtain a favorable peripheral pixel amount.Type: ApplicationFiled: August 28, 2013Publication date: March 6, 2014Inventor: Michiaki Takasaka
-
Patent number: 8417835Abstract: There is provided an apparatus including a plurality of modules. Each module includes a storage unit configured to store a waiting ID and a specific ID of the module, a communication unit configured to transmit and receive packets to and from a bus, and a processing unit configured to process data of a packet which includes a valid flag indicating that the packet is valid, wherein the communication unit takes in data held by a packet which has an ID that coincides with the waiting ID, and stores the processed data in a packet which includes the valid flag indicating invalid and an ID coincident with the specific ID, and transmits the packet.Type: GrantFiled: April 5, 2010Date of Patent: April 9, 2013Assignee: Canon Kabushiki KaishaInventors: Michiaki Takasaka, Hisashi Ishikawa
-
Patent number: 8325377Abstract: An image processing apparatus stores, in a buffer, an image data of c bits in the main scanning direction and y lines in the sub scanning direction, and reads out a pixel data of p bits that configures the image data stored in the buffer. Note that c is a common multiple of m, which is the number of bits in the unit of memory access, and p, which is the number of bits in a single pixel.Type: GrantFiled: December 1, 2011Date of Patent: December 4, 2012Assignee: Canon Kabushiki KaishaInventors: Michiaki Takasaka, Hisashi Ishikawa
-
Patent number: 8213727Abstract: An image encoding apparatus generate encoded data having a fixed length L which is less than or equal to m×n bits and an integral multiple of 32 by m×n pixel block, while resolution information and color information are excellently maintained. For this purpose, a block generation unit inputs image data by m×n pixels. A 2-color extraction unit extracts representative colors C0 and C1 from the input block image data. An identification information detection unit generates m×n items of identification information each identifying each pixel in the block as a pixel approximate to one of the colors C0 and C1. An identification information deletion unit deletes the items of identification information in corresponding positions based on a deletion pattern stored in a deletion pattern memory. A packing unit packs the colors C0, C1 and the identification information after deletion, and outputs the data as encoded data.Type: GrantFiled: June 19, 2008Date of Patent: July 3, 2012Assignee: Canon Kabushiki KaishaInventors: Kenta Hosaki, Hisashi Ishikawa, Michiaki Takasaka
-
Publication number: 20120127531Abstract: An image processing apparatus stores, in a buffer, an image data of c bits in the main scanning direction and y lines in the sub scanning direction, and reads out a pixel data of p bits that configures the image data stored in the buffer. Note that c is a common multiple of m, which is the number of bits in the unit of memory access, and p, which is the number of bits in a single pixel.Type: ApplicationFiled: December 1, 2011Publication date: May 24, 2012Applicant: CANON KABUSHIKI KAISHAInventors: Michiaki Takasaka, Hisashi Ishikawa
-
Publication number: 20110317938Abstract: An image processing apparatus for processing image data by a plurality of pipeline-connected processing modules is provided. The apparatus includes a first pipeline processing unit configured to include a plurality of processing modules including a processing module which processes image data for every first size; and a second pipeline processing unit configured to be branched from the first pipeline processing unit and include a plurality of processing modules including a processing module which processes image data for every second size different from the first size. The second pipeline processing unit includes, at a start, a change unit configured to acquire partial image data of the first size from the first pipeline processing unit and change the partial image data of the first size into partial image data of the second size.Type: ApplicationFiled: June 3, 2011Publication date: December 29, 2011Applicant: CANON KABUSHIKI KAISHAInventors: Michiaki Takasaka, Hisashi Ishikawa
-
Patent number: 8085427Abstract: An image processing apparatus stores, in a buffer, an image data of c bits in the main scanning direction and y lines in the sub scanning direction, and reads out a pixel data of p bits that configures the image data stored in the buffer, in accordance with the completion of the storage of the image data. Note that c is a common multiple of m, which is the number of bits in the unit of memory access, and p, which is the number of bits in a single pixel. Note further that the number of bits in the unit of memory access m is not itself a multiple of the number of bits in a single pixel p.Type: GrantFiled: February 6, 2008Date of Patent: December 27, 2011Assignee: Canon Kabushiki KaishaInventors: Michiaki Takasaka, Hisashi Ishikawa
-
Publication number: 20110255547Abstract: In an information processing system in which a plurality of modules are connected to a ring bus, data transfer efficiency is enhanced by deleting an unnecessary packet from the ring bus. This invention relates to an information processing system in which a plurality of modules that execute data processing are connected to a ring bus. More particularly, this invention relates to a ring bus operation technique that allows efficient data transfer by monitoring a flag of a packet, and removing an unnecessary packet from the ring bus.Type: ApplicationFiled: February 17, 2010Publication date: October 20, 2011Applicant: CANON KABUSHIKI KAISHAInventors: Michiaki Takasaka, Hisashi Ishikawa
-
Patent number: 7933049Abstract: This invention relates to an MFP having copy and scanner functions. The MFP in which image data flows from a line sensor to a DRAM via an A/D conversion unit and a reading control unit (RCU) and then from an image processing unit (IPU) to a printer via the DRAM has the following arrangement. Both the RCU and the IPU can execute a shading process. In the CM, the RCU executes the shading process. Then, the image is compressed and stored in the DRAM. In the SM, the RCU does not execute the shading process, and the image is temporarily stored in the DRAM without compression. The IPU reads out image data of each rectangle from the DRAM together with shading data, executes the shading process and various kinds of image processing, and outputs the image data to the DRAM.Type: GrantFiled: July 5, 2007Date of Patent: April 26, 2011Assignee: Canon Kabushiki KaishaInventors: Akihiro Yoshitani, Hisashi Ishikawa, Norikazu Honda, Hirowo Inoue, Michiaki Takasaka
-
Publication number: 20100262719Abstract: There is provided an apparatus including a plurality of modules. Each module includes a storage unit configured to store a waiting ID and a specific ID of the module, a communication unit configured to transmit and receive packets to and from a bus, and a processing unit configured to process data of a packet which includes a valid flag indicating that the packet is valid, wherein the communication unit takes in data held by a packet which has an ID that coincides with the waiting ID, and stores the processed data in a packet which includes the valid flag indicating invalid and an ID coincident with the specific ID, and transmits the packet.Type: ApplicationFiled: April 5, 2010Publication date: October 14, 2010Applicant: CANON KABUSHIKI KAISHAInventors: Michiaki Takasaka, Hisashi Ishikawa
-
Publication number: 20080317362Abstract: An image encoding apparatus generate encoded data having a fixed length L which is less than or equal to m×n bits and an integral multiple of 32 by m×n pixel block, while resolution information and color information are excellently maintained. For this purpose, a block generation unit inputs image data by m×n pixels. A 2-color extraction unit extracts representative colors C0 and C1 from the input block image data. An identification information detection unit generates m×n items of identification information each identifying each pixel in the block as a pixel approximate to one of the colors C0 and C1. An identification information deletion unit deletes the items of identification information in corresponding positions based on a deletion pattern stored in a deletion pattern memory. A packing unit packs the colors C0, C1 and the identification information after deletion, and outputs the data as encoded data.Type: ApplicationFiled: June 19, 2008Publication date: December 25, 2008Applicant: CANON KABUSHIKI KAISHAInventors: Kenta Hosaki, Hisashi Ishikawa, Michiaki Takasaka
-
Publication number: 20080186541Abstract: An image processing apparatus stores, in a buffer, an image data of c bits in the main scanning direction and y lines in the sub scanning direction, and reads out a pixel data of p bits that configures the image data stored in the buffer, in accordance with the completion of the storage of the image data. Note that c is a common multiple of m, which is the number of bits in the unit of memory access, and p, which is the number of bits in a single pixel. Note further that the number of bits in the unit of memory access m is not itself a multiple of the number of bits in a single pixel p.Type: ApplicationFiled: February 6, 2008Publication date: August 7, 2008Applicant: CANON KABUSHIKI KAISHAInventors: Michiaki Takasaka, Hisashi Ishikawa
-
Publication number: 20080007795Abstract: This invention relates to an MFP having copy and scanner functions. The MFP in which image data flows from a line sensor to a DRAM via an A/D conversion unit and a reading control unit (RCU) and then from an image processing unit (IPU) to a printer via the DRAM has the following arrangement. Both the RCU and the IPU can execute a shading process. In the CM, the RCU executes the shading process. Then, the image is compressed and stored in the DRAM. In the SM, the RCU does not execute the shading process, and the image is temporarily stored in the DRAM without compression. The IPU reads out image data of each rectangle from the DRAM together with shading data, executes the shading process and various kinds of image processing, and outputs the image data to the DRAM.Type: ApplicationFiled: July 5, 2007Publication date: January 10, 2008Applicant: CANON KABUSHIKI KAISHAInventors: Akihiro Yoshitani, Hisashi Ishikawa, Norikazu Honda, Hirowo Inoue, Michiaki Takasaka