Patents by Inventor Mircea Poplingher
Mircea Poplingher has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20050066153Abstract: A branch operation is processed using a branch predict instruction and an associated branch instruction. The branch predict instruction indicates a predicted direction, a target address, and an instruction address for the associated branch instruction. When the branch predict instruction is detected, the target address is stored at an entry indicated by the associated branch instruction address and a prefetch request is triggered to the target address. The branch predict instruction may also include hint information for managing the storage and use of the branch prediction information.Type: ApplicationFiled: June 12, 2003Publication date: March 24, 2005Inventors: Harshvardhan Sharangpani, Tse-Yu Yeh, Michael Paul Corwin, Millind Mittal, Kent Fielden, Dale Morris, Rajiv Gupta, Michael Schlansker, Mircea Poplingher
-
Patent number: 6611910Abstract: A branch operation is processed using a branch predict instruction and an associated branch instruction. The branch predict instruction indicates a predicted direction, a target address, and an instruction address for the associated branch instruction. When the branch predict instruction is detected, the target address is stored at an entry indicated by the associated branch instruction address and a prefetch request is triggered to the target address. The branch predict instruction may also include hint information for managing the storage and use of the branch prediction information.Type: GrantFiled: October 12, 1998Date of Patent: August 26, 2003Assignee: Idea CorporationInventors: Harshvardhan Sharangpani, Tse-Yu Yeh, Michael Paul Corwin, Millind Mittal, Kent G. Fielden, Dale Morris, Rajiv Gupta, Michael Schlansker, Mircea Poplingher
-
Patent number: 6438682Abstract: A loop branch prediction system is provided to predict a final iteration of a loop and resteer an associated fetch module to an appropriate target address. The loop prediction system includes a counter and an end of loop (EOL) module. In one mode, the counter tracks loop branches in process. When a termination condition is detected, the counter switches to a second mode to track the number of loop branches still to be issued. The EOL module compares the number of loop branches still to be issued with one or more threshold values and generates a resteer signal when a match is detected.Type: GrantFiled: October 12, 1998Date of Patent: August 20, 2002Assignee: Intel CorporationInventors: Dale Morris, Mircea Poplingher, Tse-Yu Yeh, Michael P. Corwin, Wenliang Chen
-
Publication number: 20020083310Abstract: A loop branch prediction system is provided to predict a final iteration of a loop and resteer an associated fetch module to an appropriate target address. The loop prediction system includes a counter and an end of loop (EOL) module. In one mode, the counter tracks loop branches in process. When a termination condition is detected, the counter switches to a second mode to track the number of loop branches still to be issued. The EOL module compares the number of loop branches still to be issued with one or more threshold values and generates a resteer signal when a match is detected.Type: ApplicationFiled: October 12, 1998Publication date: June 27, 2002Inventors: DALE MORRIS, MIRCEA POPLINGHER, TSE-YU YEH, MICHAEL PAUL CORWIN, WENLIANG CHEN
-
Patent number: 6173379Abstract: A memory device including an array of memory cells and a method for copying information within the memory device. Each memory cell includes a first memory sub-cell and a second memory sub-cell. Each memory cell also includes a device that copies information from the first memory sub-cell into the second memory sub-cell. Each memory cell may include a static random access memory (SRAM) cell and may utilize tri-state inverters to make overwriting information easier and reduce power consumption. Each memory cell may also include a second copy device that allows information to be copied from the second memory sub-cell to the first memory sub-cell. The memory device may be provided in a register file of a microprocessor to copy information from an architectural branch register (ABR) file to a speculative branch register (SBR) file.Type: GrantFiled: May 14, 1996Date of Patent: January 9, 2001Assignee: Intel CorporationInventors: Mircea Poplingher, Wenliang Chen, Ganesh Suryanarayanan, Wayne W. Chen, Roger Y. Lo
-
Patent number: 6092188Abstract: A processor architecture with an instruction set having a predict instruction, the predict instruction providing static prediction information and a statically predicted target address to the processor for a branch instruction. The processor decodes a predict instruction to obtain an associated pair of addresses comprising a predicted target address and a referenced instruction address, and fetches a predicted target instruction having an instruction address matching the predicted target address when a fetched and decoded branch instruction has an instruction address matching the referenced instruction address.Type: GrantFiled: July 7, 1999Date of Patent: July 18, 2000Assignee: Intel CorporationInventors: Michael P. Corwin, Tse-Yu Yeh, Mircea Poplingher, Carl C. Scafidi
-
Patent number: 6021489Abstract: A microprocessor that includes first and second Instruction Fetch Units (IFU) coupled therebetween is provided. The first IFU implements a first Instruction Set Architecture (ISA). The second IFU implements a second ISA. The microprocessor further includes a shared branch prediction unit coupled to the first and second IFU. The shared branch prediction unit stores prediction-related information. In the same paragraph, the present invention also provides a method of performing branch prediction. According to this method, an instruction pointer is provided to a branch prediction unit that stores information shared by first and second IFU. The instruction pointer is generated by one of the first and second IFU that is active. Determination is made of whether an instruction corresponding to the instruction pointer, provided to the branch prediction unit, is a branch instruction, and if so, it is determined if a branch is predicted taken.Type: GrantFiled: June 30, 1997Date of Patent: February 1, 2000Assignee: Intel CorporationInventor: Mircea Poplingher
-
Patent number: 5987599Abstract: A processor that includes an execution pipeline that executes a programmed flow of instructions is provided. The processor also includes an instruction pointer generator configured to generate an instruction pointer. Furthermore, the processor includes a branch prediction circuit configured to receive the instruction pointer. In response to the instruction pointer, the branch prediction circuit is configured to determine if an instruction corresponding to the instruction pointer includes a branch that is predicted taken and if so to provide to said execution pipeline a target instruction corresponding to said instruction. The branch prediction circuit provides to the execution pipeline at least one target instruction corresponding to the instruction corresponding to the instruction pointer.Type: GrantFiled: March 28, 1997Date of Patent: November 16, 1999Assignee: Intel CorporationInventors: Mircea Poplingher, Tse-Yu Yeh
-
Patent number: 5903750Abstract: A method and apparatus for dynamically predicting the outcome and the tar address of a multiple-target branch instruction, where the multiple-target branch instruction contains at least two potential target addresses, not including the fall through address. In addition, this method and apparatus can also be used to predict multiple single-target branches simultaneously. The apparatus stores information indicating the outcome of previous executions and predictions of the multiple-target branch instruction in a branch prediction table. In addition, multiple target addresses (at least two) are associated with the multiple-target branch instruction. Using the information indicating the outcome of the previous execution of the multiple-target branch instruction, the apparatus predicts the outcome of a next execution of the multiple-target branch instruction, and predicts which, if any, of the target addresses associated with the multiple-target branch instruction, will be taken.Type: GrantFiled: November 20, 1996Date of Patent: May 11, 1999Assignee: Institute for the Development of Emerging Architectures, L.L.P.Inventors: Tse-Yu Yeh, Mircea Poplingher, Wenliang Chen, Hans Mulder
-
Patent number: 5815700Abstract: A branch prediction system is described for use within a microprocessor having an instruction cache capable of storing two or more instructions per cache line. Each entry of a branch prediction table (BPT) includes a value identifying whether at least one other instruction within a common cache line contains a branch. The value is referred to herein as a multiple-B bit value. The multiple-B bit value is examined by branch prediction logic while one branch prediction is being performed to determine whether a second branch prediction can be initiated for another branch within the same cache line. In one implementation, the multiple-B bit of one BPT entry is examined following a hit. A branch prediction for the entry generating a hit is initiated. Simultaneously, the BPT is reaccessed to search for an entry corresponding to another instruction within the same cache line if the multiple-B bit for the first entry was set. If the second entry is found, a secondary branch prediction is initiated.Type: GrantFiled: December 22, 1995Date of Patent: September 29, 1998Assignee: Intel CorporationInventors: Mircea Poplingher, Tse-Yu Yeh, Wenliang Chen
-
Patent number: 5805878Abstract: A method and apparatus for generating respective branch predictions for first and second branch instructions, both indexed by a first instruction pointer, is disclosed. The apparatus includes dynamic branch prediction circuitry for generating a branch prediction based on the outcome of previous branch resolution activity, as well as static branch prediction circuitry configured to generate a branch prediction based on static branch prediction information. Prediction output circuitry, coupled to the both the dynamic and static branch prediction circuitry, outputs the respective branch predictions for the first and second branch instructions in first and second clock cycles to an instruction buffer (or "rotator"). Specifically, the prediction output control circuitry outputs the branch prediction for the second branch instruction in the second clock cycle and in response to the initiation of a recycle stall during the first clock cycle.Type: GrantFiled: January 31, 1997Date of Patent: September 8, 1998Assignee: Intel CorporationInventors: Monis Rahman, Tse-Yu Yeh, Mircea Poplingher, Carl C. Scafidi, Ashish Choubal
-
Patent number: 5802602Abstract: Allocation circuitry for allocating entries within a set-associative cache memory is disclosed. The set-associative cache memory comprises N ways, each way having M entries and corresponding entries in each of the N ways constituting a set of entries. The allocation circuitry has a first circuit which identifies related data units by identifying a probability that the related data units may be successively read from the cache memory. A second circuit within the allocation circuitry allocates the corresponding entries in each of the ways to the related data units, so that related data units are stored in a common set of entries. Accordingly, the related data units will be simultaneously outputted from the set-associative cache memory, and are thus concurrently available for processing. The invention may find application in allocating entries of a common set in a branch prediction table (BPT) to branch prediction information for related branch instructions.Type: GrantFiled: January 17, 1997Date of Patent: September 1, 1998Assignee: Intel CorporationInventors: Monis Rahman, Mircea Poplingher, Tse-Yu Yeh, Wenliang Chen
-
Patent number: 5742804Abstract: A processor and method that reduces instruction fetch penalty in the execution of a program sequence of instructions comprises a branch predict instruction that is inserted into the program at a location which precedes the branch. The branch predict instruction has an opcode that specifies a branch as likely to be taken or not taken, and which also specifies a target address of the branch. A block of target instructions, starting at the target address, is prefetched into the instruction cache of the processor so that the instructions are available for execution prior to the point in the program where the branch is encountered. Also specified by the opcode is an indication of the size of the block of target instructions, and a trace vector of a path in the program sequence that leads to the target from the branch predict instruction for better utilization of limited memory bandwidth.Type: GrantFiled: July 24, 1996Date of Patent: April 21, 1998Assignee: Institute for the Development of Emerging Architectures, L.L.C.Inventors: Tse-Yu Yeh, Mircea Poplingher, Kent G. Fielden, Hans Mulder, Rajiv Gupta, Dale Morris, Michael Schlansker