Patents by Inventor Mohamed Aboudina
Mohamed Aboudina has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240039521Abstract: Techniques are described herein for phase modulation and interpolation that support high phase modulation resolution with high linearity. Embodiments receive a digital signal that uses a sequence of K-bit digital codes to encode a sequence of instantaneous phases for phase-modulating a local oscillator signal. A fractional divider divides a reference clock into N divided clock signals at equally spaced phase intervals and selects a pair of such signals based on first designated bits of the digital code. A fractional divider-calibrated delay line generates M delayed clock signals at equally spaced phase intervals between the selected pair of divided clock signals, and selects a pair of the delayed clock signals based on second designated bits of the digital code. A digital controlled edge interpolator generates a delayed local oscillator output signal by interpolating between the selected pair of delayed clock signals based on third designated bits of the digital code.Type: ApplicationFiled: August 1, 2022Publication date: February 1, 2024Inventors: Ahmed EMIRA, Mohamed Yehya Abbas Abdelgawad NADA, Faisal HUSSIEN, Mohamed ABOUDINA, Esmail BABAKRPUR NALOUSI
-
Patent number: 11698657Abstract: A communication circuit is disclosed. The communication circuit includes a clock input, and a clock divider configured to generate an output clock signal having a fundamental frequency which is substantially equal to a fundamental frequency of an input clock signal received at the clock input divided by a factor of (2N+1)/2N, where the clock divider is configured to generate 2N+1 pre-aligned phase shifted clock signals based at least in part on the input clock signal, generate 2N unique phase shifted clock signals based at least in part on the 2N+1 pre-aligned phase shifted clock signals, where the 2N unique phase shifted clock signals are substantially separated in phase by 360/2N degrees, and generate the output clock signal based at least in part on the 2N unique phase shifted clock signals, and a mixer, configured to receive the output clock signal.Type: GrantFiled: March 31, 2022Date of Patent: July 11, 2023Assignee: Shenzhen Goodix Technology Co., Ltd.Inventors: Ahmed Emira, Mohamed Aboudina, Faisal Hussien
-
Patent number: 11546192Abstract: A receiver circuit is disclosed. The receiver circuit includes an amplifier configured to generate an RF signal based on a received signal, where the RF signal includes an information signal and a blocker signal modulating an RF carrier frequency. The receiver circuit also includes an RF filter connected to the amplifier, where the RF filter is configured to selectively attenuate the blocker signal.Type: GrantFiled: November 16, 2020Date of Patent: January 3, 2023Assignee: SHENZHEN GOODIX TECHNOLOGY CO., LTD.Inventors: Mohamed Aboudina, Ahmed Emira, Esmail Babakrpur Nalousi
-
Patent number: 11539338Abstract: A radio frequency (RF) receiver circuit is disclosed. The RF receiver circuit includes a variable gain amplifier, configured to receive an input RF signal, and to generate an amplified RF signal based on the input RF signal, where a gain of the variable gain amplifier is variable. The RF receiver circuit also includes an RF level indicator circuit, configured to sample the amplified RF signal at non-periodic sampling intervals to generate a plurality of sampled RF signals, and to compare the sampled RF signals with one or more thresholds to generate a plurality of comparison result signals. The gain of the variable gain amplifier is determined based at least in part on the comparison result signals.Type: GrantFiled: June 17, 2021Date of Patent: December 27, 2022Assignee: SHENZHEN GOODIX TECHNOLOGY CO., LTD.Inventors: Amr Abuellil, Faisal Hussien, Ayman Mohamed Elsayed, Ahmed Emira, Mohamed Aboudina
-
Patent number: 11456731Abstract: An electronic system is disclosed. The system has a differential signal generator configured to generate first and second single ended signals having opposite polarities. The input signal, and the first and second single ended signals transition between a first power voltage and a first ground voltage. The system also has a glitch management circuit configured to generate an output signal based on the first and second single ended signals, where the output signal transitions between a second power voltage and a second ground voltage. The glitch management circuit includes a first latch configured to receive the first and second single ended signals, and to generate first and second intermediate signals. The first and second intermediate signals each transition between the second power voltage and the second ground voltage. The system also has a second latch configured generate the output signal based on the first and second intermediate signals.Type: GrantFiled: July 11, 2021Date of Patent: September 27, 2022Assignee: Shenzhen Goodix Technology Co., Ltd.Inventors: Ahmed Emira, Mohamed Aboudina, Faisal Hussien
-
Publication number: 20220271723Abstract: A radio frequency (RF) receiver circuit is disclosed. The RF receiver circuit includes a variable gain amplifier, configured to receive an input RF signal, and to generate an amplified RF signal based on the input RF signal, where a gain of the variable gain amplifier is variable. The RF receiver circuit also includes an RF level indicator circuit, configured to sample the amplified RF signal at non-periodic sampling intervals to generate a plurality of sampled RF signals, and to compare the sampled RF signals with one or more thresholds to generate a plurality of comparison result signals. The gain of the variable gain amplifier is determined based at least in part on the comparison result signals.Type: ApplicationFiled: June 17, 2021Publication date: August 25, 2022Inventors: Amr Abuellil, Faisal Hussien, Ayman Mohamed Elsayed, Ahmed Emira, Mohamed Aboudina
-
Patent number: 11356136Abstract: A receiver circuit includes a mixer receiving an RF signal encoding an information signal. The mixer receives a number of multiphase oscillator signals and generates multiphase baseband signals. The receiver circuit also includes a variable gain circuit receives the multiphase baseband signals, generates a first output signal having a first distortion, and a second output signal having a second distortion. The variable gain circuit is configured to generate a reduced distortion output signal based on the first and second output signals.Type: GrantFiled: September 8, 2020Date of Patent: June 7, 2022Assignee: Shenzhen Goodix Technology Co., Ltd.Inventors: Ahmed Emira, Faisal Hussien, Mostafa Elmala, Mohamed Aboudina
-
Patent number: 11303250Abstract: An amplifier circuit is disclosed. The amplifier circuit includes an input terminal configured to receive an input signal, an output terminal configured to transmit an output signal, and a first signal path including a first amplifying circuit, where the first amplifying circuit is configured to receive the input signal and to transmit a first amplified output to the output terminal, and where the first amplified output includes first amplifier circuit harmonic noise. The amplifier circuit also includes a second signal path including a second amplifying circuit, where the second amplifying circuit receives the input signal and transmits a second amplified output to the output terminal, and where the second amplified output includes second amplifier circuit harmonic noise. The output signal includes the first and second amplified outputs, and the first amplifying circuit harmonic noise is at least partially canceled by the second amplifying circuit harmonic noise in the output signal.Type: GrantFiled: August 9, 2020Date of Patent: April 12, 2022Assignee: Shenzhen Goodix Technology Co., Ltd.Inventors: Mostafa Elmala, Ahmed Emira, Mohamed Aboudina
-
Publication number: 20220077883Abstract: A receiver circuit includes a mixer receiving an RF signal encoding an information signal. The mixer receives a number of multiphase oscillator signals and generates multiphase baseband signals. The receiver circuit also includes a variable gain circuit receives the multiphase baseband signals, generates a first output signal having a first distortion, and a second output signal having a second distortion. The variable gain circuit is configured to generate a reduced distortion output signal based on the first and second output signals.Type: ApplicationFiled: September 8, 2020Publication date: March 10, 2022Inventors: Ahmed EMIRA, Faisal HUSSIEN, Mostafa ELMALA, Mohamed ABOUDINA
-
Publication number: 20220045650Abstract: An amplifier circuit is disclosed. The amplifier circuit includes an input terminal configured to receive an input signal, an output terminal configured to transmit an output signal, and a first signal path including a first amplifying circuit, where the first amplifying circuit is configured to receive the input signal and to transmit a first amplified output to the output terminal, and where the first amplified output includes first amplifier circuit harmonic noise. The amplifier circuit also includes a second signal path including a second amplifying circuit, where the second amplifying circuit receives the input signal and transmits a second amplified output to the output terminal, and where the second amplified output includes second amplifier circuit harmonic noise. The output signal includes the first and second amplified outputs, and the first amplifying circuit harmonic noise is at least partially canceled by the second amplifying circuit harmonic noise in the output signal.Type: ApplicationFiled: August 9, 2020Publication date: February 10, 2022Inventors: Mostafa Elmala, Ahmed Emira, Mohamed Aboudina
-
Patent number: 11177988Abstract: A receiver circuit is disclosed. The receiver circuit includes an amplifier having an input terminal, where the amplifier is configured to generate an RF signal based on a signal received at the input terminal, where the RF signal includes an information signal and a blocker signal modulating an RF carrier frequency. The receiver circuit also includes a mixer configured to receive the RF signal and to downconvert the RF signal to generate a baseband signal, where the baseband signal includes the information signal and the blocker signal modulating a baseband carrier frequency, where the baseband carrier frequency is less than the RF carrier frequency, and where the mixer is further configured to selectively attenuate the blocker signal.Type: GrantFiled: January 23, 2020Date of Patent: November 16, 2021Assignee: SHENZHEN GOODIX TECHNOLOGY CO., LTD.Inventors: Mohamed Aboudina, Ahmed Emira, Esmail Babakrpur Nalousi
-
Publication number: 20210234736Abstract: A receiver circuit is disclosed. The receiver circuit includes an amplifier having an input terminal, where the amplifier is configured to generate an RF signal based on a signal received at the input terminal, where the RF signal includes an information signal and a blocker signal modulating an RF carrier frequency. The receiver circuit also includes a mixer configured to receive the RF signal and to downconvert the RF signal to generate a baseband signal, where the baseband signal includes the information signal and the blocker signal modulating a baseband carrier frequency, where the baseband carrier frequency is less than the RF carrier frequency, and where the mixer is further configured to selectively attenuate the blocker signal.Type: ApplicationFiled: January 23, 2020Publication date: July 29, 2021Inventors: Mohamed ABOUDINA, Ahmed EMIRA, Esmail BABAKRPUR NALOUSI
-
Publication number: 20210234737Abstract: A receiver circuit is disclosed. The receiver circuit includes an amplifier configured to generate an RF signal based on a received signal, where the RF signal includes an information signal and a blocker signal modulating an RF carrier frequency. The receiver circuit also includes an RF filter connected to the amplifier, where the RF filter is configured to selectively attenuate the blocker signal.Type: ApplicationFiled: November 16, 2020Publication date: July 29, 2021Inventors: Mohamed Aboudina, Ahmed Emira, Esmail BABAKRPUR NALOUSI
-
Patent number: 11070225Abstract: An analog to digital converter (ADC) is disclosed. The ADC includes a DAC which generates a first signal based on an analog input and a digital input word, and a comparator which generates a comparator output having a value corresponding with a sign of a difference between first and second signals. During a first time period, the second signal is equal to a reference signal, the first signal is equal to an analog input, and the comparator generates a first comparator output. During a second time period, the second signal is equal to the reference signal, the first signal is equal to a the analog input plus a predetermined signal, and the comparator generates a second comparator output. A SAR logic circuit generates the digital input word for the DAC based on the first and second comparator outputs.Type: GrantFiled: June 30, 2020Date of Patent: July 20, 2021Assignee: SHENZHEN GOODIX TECHNOLOGY CO., LTD.Inventors: Mohamed Aboudina, Ali Farid, Ahmed Emira, Hassan Elwan
-
Patent number: 10958275Abstract: Techniques are described for fast wakeup of a crystal oscillator circuit. Embodiments operate in context of a crystal oscillator coupled with a phase-locked loop (PLL). For example, prior to entering sleep mode, embodiments retain a previously obtained coarse code used to coarse-tune a voltage controlled oscillator of the PLL. On wakeup, the PLL is configured in a chirp mode, in which the retained coarse code and a sweep voltage are used to generate a chirp signal at, or close to, a target stimulating frequency for the crystal oscillator. The chirp signal can be used to inject energy into the crystal oscillator, thereby causing the crystal oscillator to move from sleep mode to steady state oscillation relatively quickly.Type: GrantFiled: January 31, 2020Date of Patent: March 23, 2021Assignee: SHENZHEN GOODIX TECHNOLOGY CO., LTD.Inventors: Mohamed Aboudina, Ahmed Emira, Faisal Hussien
-
Patent number: 10877504Abstract: A semiconductor device includes a current source, an input/output (IO) region having a first IO device and a second IO device, and a core region having a core device. The first and second IO devices form with the current source a current mirror circuit. Each of the first and second IO devices has a first threshold voltage, and the core device has a second threshold voltage that is lower than the first threshold voltage. The first core device is coupled to the first and second IO devices and the current source and provides an offset voltage to the current source.Type: GrantFiled: August 30, 2019Date of Patent: December 29, 2020Assignee: SHENZHEN GOODIX TECHNOLOGY CO., LTD.Inventors: Mohamed Aboudina, Ahmed Emira, Hassan Elwan
-
Patent number: 10873486Abstract: A receiver circuit is disclosed. The receiver circuit includes an amplifier configured to generate an RF signal based on a received signal, where the RF signal includes an information signal and a blocker signal modulating an RF carrier frequency. The receiver circuit also includes an RF filter connected to the amplifier, where the RF filter is configured to selectively attenuate the blocker signal.Type: GrantFiled: January 23, 2020Date of Patent: December 22, 2020Assignee: GOODIX TECHNOLOGY INC.Inventors: Mohamed Aboudina, Ahmed Emira, Esmail Babakrpur Nalousi
-
Publication number: 20200343856Abstract: Techniques are described for post-compensation of frequency drift due to changes in crystal oscillator temperature during operation. For example, a clock system is coupled with a crystal oscillator, and can use a reference clock signal from the crystal oscillator to generate an output clock signal using a clock generator. The clock system can monitor an electrical characteristic of a thermal component integrated with the oscillator, which it can map deterministically to a thermal value indicating a temperature of a crystal component of the oscillator. The clock system can then map the temperature deterministically to a frequency shift of the oscillator away from a nominal value. The clock system can then generate a post-compensation signal that directs the clock generator to shift the frequency of the clock output signal so as to compensate for at least a portion of the frequency drift.Type: ApplicationFiled: September 19, 2019Publication date: October 29, 2020Inventors: Mohamed ABOUDINA, Ahmed EMIRA, Amr Abuellil
-
Publication number: 20200328754Abstract: An analog to digital converter (ADC) is disclosed. The ADC includes a DAC which generates a first signal based on an analog input and a digital input word, and a comparator which generates a comparator output having a value corresponding with a sign of a difference between first and second signals. During a first time period, the second signal is equal to a reference signal, the first signal is equal to an analog input, and the comparator generates a first comparator output. During a second time period, the second signal is equal to the reference signal, the first signal is equal to a the analog input plus a predetermined signal, and the comparator generates a second comparator output. A SAR logic circuit generates the digital input word for the DAC based on the first and second comparator outputs.Type: ApplicationFiled: June 30, 2020Publication date: October 15, 2020Inventors: Mohamed Aboudina, Ali Farid, Ahmed Emira, Hassan Elwan
-
Patent number: 10742228Abstract: An analog to digital converter (ADC) is disclosed. The ADC includes a DAC which generates a first signal based on an analog input and a digital input word, and a comparator which generates a comparator output having a value corresponding with a sign of a difference between first and second signals. During a first time period, the second signal is equal to a reference signal, the first signal is equal to an analog input, and the comparator generates a first comparator output. During a second time period, the second signal is equal to the reference signal, the first signal is equal to a the analog input plus a predetermined signal, and the comparator generates a second comparator output. A SAR logic circuit generates the digital input word for the DAC based on the first and second comparator outputs.Type: GrantFiled: August 5, 2019Date of Patent: August 11, 2020Assignee: SHENZHEN GOODIX TECHNOLOGY CO., LTD.Inventors: Mohamed Aboudina, Ali Farid, Ahmed Emira, Hassan Elwan