Abstract: The present invention provides therapeutic agents for treating human asthma through administration of an IL-6 inhibitor to humans. Representative IL-6 inhibitors in the present invention include IL-6 receptor antibodies and IL-6 antibodies. Therapeutic agents of the present invention can yield therapeutic effects in severe asthma patients who need administration of high-dose steroids and such for alleviation of symptoms, or even in patients whose symptoms are difficult to control by common treatment.

Abstract: A data processing system comprising at least two operating systems (OS1, OS2) for virtual machines, a supervisory operating system, i.e., a control program (CP) for controlling the operating systems, control registers (CR0, CR1, ---) and an extended control register (ECR) having a special bit. When a control register operating instruction (LCTL or STCTL) is executed by one of the operating systems, the special bit has a first value and the operating system directly accesses the control register. When the other of the operating systems attempts to execute such a control register operating instruction, the special bit has a second value and an interruption is generated in the supervisory operating system.

Abstract: A multiprocessor system including firmware, which system is comprised of at least a plurality of central processing units and a main memory to be commonly occupied by all the central processing units. The main memory is composed of an operating system area and a firmware area. The firmware area is divided into a common firmware area utilized by all the central processing units and a plurality of independent prefix areas allotted to the central processing units. Each prefix area is operative as an interface port, for a respective central processing unit, between the operating system area and the common firmware area.

Abstract: This invention relates to a register and more specifically to register control in a data processing system. In general, a number of control registers are theoretically required that is less than the maximum number which can be designated, and only the required number of registers are mounted as hardware. In order to add functions or to provide compatibility with other systems, it is sometimes required to use a register that is not mounted as hardware, or to use the registers mounted as hardware for conflicting purposes. Virtual registers are accordingly provided for at address locations in the memory of the processing system. However, if only the registers to be added are thusly provided for in the memory, the instructions must be executed by distinguishing between register access and memory access, in accordance with register number, etc. Thus, this invention provides a number of virtual registers for instance equal to the number that can be designated.

Abstract: A data processing system having a performance measurement system which is capable of setting desired performance measurement items. In the performance measuring system an interrupt by internal timer is used for triggering performance measurement, the performance measurement system executes the processings after this timer interrupt, and processing results for each measurement item are collected in the main storage.

Abstract: In a data processing device comprising a main storage unit, a buffer storage unit, and an error check and correction circuit, when data held in the buffer storage unit contains a single-bit error, the data containing the single-bit error is moved out from the buffer storage unit by generating a predetermined number of addresses having the same number (memory sector) as the data containing the single-bit error. The data is then corrected by the error check and correction circuit, and the corrected data is stored in the main storage unit.

Abstract: A system for processing machine check interruption using a data processor which outputs a machine check interruption signal by detecting the generation of a machine check condition and which performs interruption processing on the basis of the machine check interruption signal. The data processor includes a specific code detector which detects a specific interruption signal among the machine check interruption signals, a signal converting circuit for converting the machine check interruption signal into a modified code signal when the interruption signal generated by the machine check interruption is the above-mentioned specific code, and a control portion which assumes a disabled-waiting condition in response to the modified code signal. The operation of the data processor is stopped by placing the control portion in a disabled-waiting condition when interruption of the above-mentioned specific code occurs.