Patents by Inventor Muhammed Shibib
Muhammed Shibib has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080093667Abstract: An MOS device includes a semiconductor layer of a first conductivity type and first and second source/drain regions of a second conductivity type formed in the semiconductor layer proximate an upper surface of the semiconductor layer. The first and second source/drain regions are spaced apart relative to one another. A gate is formed above and electrically isolated from the semiconductor layer, at least partially between the first and second source/drain regions. At least a given one of the first and second source/drain regions is configured having an effective width that is substantially greater than a width of a junction between the semiconductor layer and the given source/drain region.Type: ApplicationFiled: December 4, 2007Publication date: April 24, 2008Inventors: Muhammed Shibib, Shuming Xu
-
Publication number: 20080054994Abstract: An MOS device includes first and second source/drain regions of a first conductivity type formed in a semiconductor layer of a second conductivity type proximate an upper surface of the semiconductor layer, the first and second source/drain regions being spaced apart relative to one another. A non-uniformly doped channel region of the first conductivity type is formed in the semiconductor layer proximate the upper surface of the semiconductor layer and at least partially between the first and second source/drain regions. An insulating layer is formed on the upper surface of the semiconductor layer. A first gate is formed on the insulating layer at least partially between the first and second source/drain regions and above at least a portion of the channel region, and at least a second gate formed on the insulating layer above at least a portion of the channel region and between the first gate and the second source/drain region.Type: ApplicationFiled: October 30, 2007Publication date: March 6, 2008Inventors: Muhammed Shibib, Shuming Xu
-
Publication number: 20080003703Abstract: In a metal-oxide semiconductor device including first and second source/drain regions of a first conductivity type formed in a semiconductor layer of a second conductivity type proximate an upper surface of the semiconductor layer, a drift region formed in the semiconductor layer proximate the upper surface of the semiconductor layer and at least partially between the first and second source/drain regions, an insulating layer formed on at least a portion of the upper surface of the semiconductor layer, and a gate formed on the insulating layer and at least partially between the first and second source/drain regions, a method for controlling an amount of hot carrier injection degradation in the device includes the steps of: forming a shielding structure on the insulating layer above at least a portion of the drift region and substantially between the gate and the second source/drain region; and adjusting an amount of coverage of the shielding structure over an upper surface of the drift region so as to minimizType: ApplicationFiled: September 11, 2007Publication date: January 3, 2008Inventors: Peter Gammel, Isik Kizilyalli, Marco Mastrapasqua, Muhammed Shibib, Zhijian Xie, Shuming Xu
-
Publication number: 20070007593Abstract: An MOS device is formed including a semiconductor layer of a first conductivity type, a first source/drain region of a second conductivity type formed in the semiconductor layer, and a second source/drain region of the second conductivity type formed in the semiconductor layer and spaced apart from the first source/drain region. A gate is formed proximate an upper surface of the semiconductor layer and at least partially between the first and second source/drain regions. The MOS device further includes at least one contact, the at least one contact including a silicide layer formed on and in electrical connection with at least a portion of the first source/drain region, the silicide layer extending laterally away from the gate. The contact further includes at least one insulating layer formed directly on the silicide layer.Type: ApplicationFiled: September 15, 2006Publication date: January 11, 2007Applicant: CICLON SEMICONDUCTOR DEVICE CORP.Inventors: Frank Baiocchi, Bailey Jones, Muhammed Shibib, Shuming Xu
-
Publication number: 20060128085Abstract: A method for forming a MOS device includes the steps of forming a gate proximate an upper surface of a semiconductor layer, the semiconductor layer including a substrate of a first conductivity type and a second layer of a second conductivity type; forming first and second source/drain regions of the second conductivity type in the second layer proximate the upper surface of the second layer, the first source/drain region being spaced laterally from the second source/drain region, the gate being formed at least partially between the first and second source/drain regions; and forming at least one electrically conductive trench in the second layer between the gate and the second source/drain region, the trench being formed proximate the upper surface of the semiconductor layer and extending substantially vertically through the second layer to the substrate.Type: ApplicationFiled: February 7, 2006Publication date: June 15, 2006Inventors: Muhammed Shibib, Shuming Xu
-
Publication number: 20060113601Abstract: An MOS device includes first and second source/drain regions of a first conductivity type formed in a semiconductor layer of a second conductivity type proximate an upper surface of the semiconductor layer, the first and second source/drain regions being spaced apart relative to one another. A non-uniformly doped channel region of the first conductivity type is formed in the semiconductor layer proximate the upper surface of the semiconductor layer and at least partially between the first and second source/drain regions. An insulating layer is formed on the upper surface of the semiconductor layer. A first gate is formed on the insulating layer at least partially between the first and second source/drain regions and above at least a portion of the channel region, and at least a second gate formed on the insulating layer above at least a portion of the channel region and between the first gate and the second source/drain region.Type: ApplicationFiled: November 30, 2004Publication date: June 1, 2006Inventors: Muhammed Shibib, Shuming Xu
-
Publication number: 20060071270Abstract: An MOS device includes a semiconductor layer of a first conductivity type and first and second source/drain regions of a second conductivity type formed in the semiconductor layer proximate an upper surface of the semiconductor layer. The first and second source/drain regions are spaced apart relative to one another. A gate is formed above and electrically isolated from the semiconductor layer, at least partially between the first and second source/drain regions. At least a given one of the first and second source/drain regions is configured having an effective width that is substantially greater than a width of a junction between the semiconductor layer and the given source/drain region.Type: ApplicationFiled: September 29, 2004Publication date: April 6, 2006Inventors: Muhammed Shibib, Shuming Xu
-
Publication number: 20060071283Abstract: A method of forming an oxide region in a semiconductor device includes the steps of forming a plurality of trenches in a semiconductor layer of the device, the trenches being formed in close relative proximity to one another, and oxidizing the semiconductor layer such that an insulating layer is formed on at least sidewalls and bottom walls of the trenches. The trenches are configured such that the insulating layer formed as a result of the oxidizing step substantially fills the trenches and substantially consumes the semiconductor layer between corresponding pairs of adjacent trenches. In this manner, a substantially continuous oxide region is formed throughout the plurality of trenches.Type: ApplicationFiled: September 29, 2004Publication date: April 6, 2006Inventors: Muhammed Shibib, Shuming Xu
-
Publication number: 20060038224Abstract: An MOS device includes a semiconductor layer formed on a substrate, the substrate defining a horizontal plane and a vertical direction normal to the horizontal plane. First and second source/drain regions are formed in the semiconductor layer proximate an upper surface of the semiconductor layer, the first and second source/drain regions being spaced apart relative to one another. A gate is formed proximate the upper surface of the semiconductor layer and disposed at least partially between the first and second source/drain regions. A first dielectric region is formed in the MOS device, the first dielectric region defining a trench extending downward from the upper surface of the semiconductor layer to a first distance into the semiconductor layer, the first dielectric region being formed between the first and second source/drain regions.Type: ApplicationFiled: August 18, 2004Publication date: February 23, 2006Inventors: Muhammed Shibib, Shuming Xu
-
Publication number: 20050285189Abstract: An MOS device comprises a semiconductor layer of a first conductivity type and source and drain regions of a second conductivity type formed in the semiconductor layer, the source and drain regions being spaced apart from one another. A drift region is formed in the semiconductor layer proximate an upper surface of the semiconductor layer and between the source and drain regions, and a insulating layer is formed on the semiconductor layer above at least a portion of the drift region. A gate is formed on the insulating layer and at least partially between the source and drift regions. The MOS device further includes a conductive structure comprising a first end formed on the insulating layer and spaced apart from the gate, and a second end formed on the insulating layer and extending laterally toward the drain region above at least a portion of the drift region.Type: ApplicationFiled: June 28, 2004Publication date: December 29, 2005Inventors: Muhammed Shibib, Shuming Xu
-
Publication number: 20050221563Abstract: A technique for forming a semiconductor structure in a semiconductor wafer includes the steps of forming an epitaxial layer on a least a portion of a semiconductor substrate of a first conductivity type and forming at least one trench in an upper surface of the semiconductor wafer and partially into the epitaxial layer. The method further includes the step of forming at least one diffusion region between a bottom wall of the trench and the substrate, the diffusion region providing an electrical path between the bottom wall of the trench and the substrate. One or more sidewalls of the trench are doped with a first impurity of a known concentration level so as to form an electrical path between an upper surface of the epitaxial layer and the at least one diffusion region. The trench is then filled with a filler material.Type: ApplicationFiled: March 31, 2004Publication date: October 6, 2005Inventors: Frank Baiocchi, Bailey Jones, Muhammed Shibib, Shuming Xu
-
Publication number: 20050191815Abstract: An MOS device includes a semiconductor layer of a first conductivity type, a source region of a second conductivity type formed in the semiconductor layer, and a drain region of the second conductivity type formed in the semiconductor layer and spaced apart from the source region. A gate is formed proximate an upper surface of the semiconductor layer and at least partially between the source and drain regions. The MOS device further includes a buried LDD region of the second conductivity type formed in the semiconductor layer between the gate and the drain region, the buried LDD region being spaced laterally from the drain region, and a second LDD region of the first conductivity type formed in the buried LDD region and proximate the upper surface of the semiconductor layer. The second LDD region is self-aligned with the gate and spaced laterally from the gate such that the gate is non-overlapping relative to the second LDD region.Type: ApplicationFiled: April 28, 2005Publication date: September 1, 2005Inventors: Muhammed Shibib, Shuming Xu
-
Publication number: 20050156234Abstract: An MOS device is formed including a semiconductor layer of a first conductivity type, and first and second source/drain regions of a second conductivity type formed in the semiconductor layer proximate an upper surface of the semiconductor layer, the first and second source/drain regions being spaced apart relative to one another. A drift region is formed in the semiconductor layer proximate the upper surface of the semiconductor layer and at least partially between the first and second source/drain regions. An insulating layer is formed on at least a portion of the upper surface of the semiconductor layer and above at least a portion of the drift region. A gate is formed on the insulating layer and at least partially between the first and second source/drain regions. The MOS device further includes a shielding structure formed on the insulating layer above at least a portion of the drift region.Type: ApplicationFiled: October 29, 2004Publication date: July 21, 2005Inventors: Peter Gammel, Isik Kizilyalli, Marco Mastrapasqua, Muhammed Shibib, Zhijian Xie, Shuming Xu
-
Publication number: 20050112808Abstract: A semiconductor device includes a substrate of a first conductivity type, an insulating layer formed on at least a portion of the substrate, and an epitaxial layer of a second conductivity type formed on at least a portion of the insulating layer. First and second source/drain regions of the second conductivity type are formed in the epitaxial layer proximate an upper surface of the epitaxial layer, the first and second source/drain regions being spaced laterally from one another. A gate is formed above the epitaxial layer proximate the upper surface of the epitaxial layer and at least partially between the first and second source/drain regions.Type: ApplicationFiled: November 21, 2003Publication date: May 26, 2005Inventors: Muhammed Shibib, Shuming Xu
-
Publication number: 20050110083Abstract: An MOS device comprises a semiconductor layer of a first conductivity type and first and second source/drain regions of a second conductivity type formed in the semiconductor layer proximate an upper surface of the semiconductor layer. The first and second source/drain regions are spaced laterally apart relative to one another and are formed in an active region of the semiconductor layer. The MOS device further comprises a gate formed above the semiconductor layer proximate the upper surface of the semiconductor layer and at least partially between the first and second source/drain regions. The gate is configured such that a dimension of the gate, defined substantially parallel to at least one of the first and second source/drain regions, is confined to be substantially within the active region of the device. An isolation structure is formed in the semiconductor layer, the isolation structure being configured to substantially isolate the first source/drain region from the second source/drain region.Type: ApplicationFiled: November 21, 2003Publication date: May 26, 2005Inventors: Peter Gammel, Muhammed Shibib, Zhijian Xie, Shuming Xu
-
Publication number: 20050082610Abstract: An MOS device includes a semiconductor layer comprising a substrate of a first conductivity type and a second layer of a second conductivity type formed on at least a portion of the substrate. First and second source/drain regions of the second conductivity type are formed in the second layer proximate an upper surface of the second layer, the second layer being spaced laterally from the first source/drain region. A gate is formed above the second layer proximate the upper surface of the second layer and at least partially between the first and second source/drain regions. The MOS device further includes at least one electrically conductive trench formed in the second layer between the gate and the second source/drain region, the trench being formed proximate the upper surface of the semiconductor layer and extending substantially vertically through the second layer to the substrate. The MOS device exhibits reduced HCI effects and/or improved high-frequency performance.Type: ApplicationFiled: October 17, 2003Publication date: April 21, 2005Inventors: Muhammed Shibib, Shuming Xu
-
Publication number: 20050077552Abstract: An MOS device is formed including a semiconductor layer of a first conductivity type, a first source/drain region of a second conductivity type formed in the semiconductor layer, and a second source/drain region of the second conductivity type formed in the semiconductor layer and spaced apart from the first source/drain region. A gate is formed proximate an upper surface of the semiconductor layer and at least partially between the first and second source/drain regions. The MOS device further includes at least one contact, the at least one contact including a silicide layer formed on and in electrical connection with at least a portion of the first source/drain region, the silicide layer extending laterally away from the gate. The contact further includes at least one insulating layer formed directly on the silicide layer.Type: ApplicationFiled: September 29, 2003Publication date: April 14, 2005Inventors: Frank Baiocchi, Bailey Jones, Muhammed Shibib, Shuming Xu
-
Publication number: 20050067655Abstract: An MOS device includes a semiconductor layer of a first conductivity type, a source region of a second conductivity type formed in the semiconductor layer, and a drain region of the second conductivity type formed in the semiconductor layer and spaced apart from the source region. A gate is formed proximate an upper surface of the semiconductor layer and at least partially between the source and drain regions. The MOS device further includes a buried LDD region of the second conductivity type formed in the semiconductor layer between the gate and the drain region, the buried LDD region being spaced laterally from the drain region, and a second LDD region of the first conductivity type formed in the buried LDD region and proximate the upper surface of the semiconductor layer. The second LDD region is self-aligned with the gate and spaced laterally from the gate such that the gate is non-overlapping relative to the second LDD region.Type: ApplicationFiled: September 30, 2003Publication date: March 31, 2005Inventors: Muhammed Shibib, Shuming Xu
-
Patent number: 6303961Abstract: A metal-oxide semiconductor device having an enhanced compatibility for use as a complementary device comprises an additional lateral well region interposed between the source and drain region of the device. In one embodiment, the invention comprises a p-channel DMOS which may be integrated simultaneously on a chip with an n-channel DMOS, the p-channel DMOS having an n-type substrate, an upper self-aligned region disposed in a well region of p-type conductivity, a p-type impurity region disposed in the upper well, the well region of p-type conductivity being interposed between the n-substrate and the n-well region. A double-diffused CMOS structure may be fabricated by adding one implantation step to present technology involving fabrication of n-channel devices.Type: GrantFiled: April 29, 1998Date of Patent: October 16, 2001Assignee: Aqere Systems Guardian Corp.Inventor: Muhammed A. Shibib
-
Patent number: 5557125Abstract: Dielectrically isolated semiconductor devices such as DMOS and ZGBT devices comprise a substrate having upper and lower surfaces. Source, drain and channel regions are disposed along the upper surface. The drain region extends downwardly to the lower surface of the substrate and laterally beneath the source and channel region. The drain merges with an underlying region of high conductivity. The underlying region is generally flat except for an upwardly extending portion thereof laterally disposed from the source region and providing a lower resistance path for current through the drain region. The DMOS devices can be included within an integrated circuit chip containing other types of semiconductor devices.Type: GrantFiled: December 8, 1993Date of Patent: September 17, 1996Assignee: Lucent Technologies Inc.Inventor: Muhammed A. Shibib