Patents by Inventor Nazila Dadvand
Nazila Dadvand has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11938715Abstract: A microstructure comprises a plurality of interconnected units wherein the units are formed of graphene tubes. The graphene tubes may be formed by photo-initiating the polymerization of a monomer in a pattern of interconnected units to form a polymer microlattice, removing unpolymerized monomer, coating the polymer microlattice with a metal, removing the polymer microlattice to leave a metal microlattice, depositing graphitic carbon on the metal microlattice, converting the graphitic carbon to graphene, and removing the metal microlattice.Type: GrantFiled: December 21, 2018Date of Patent: March 26, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Luigi Colombo, Nazila Dadvand, Benjamin Stassen Cook, Archana Venugopal
-
Patent number: 11935821Abstract: A device and method for fabrication thereof is provided which results in corrosion resistance of metal flanges (802) of a semiconductor package, such as a quad flat no-lead package (QFN). Using metal electroplating (such as electroplating of nickel (Ni) or nickel alloys on copper flanges of the QFN package), corrosion resistance for the flanges is provided using a process that allows an electric current to reach the entire backside of a substrate (102) to permit electroplating. In addition, the method may be used to directly connect a semiconductor die (202) to the metal substrate (102) of the package.Type: GrantFiled: March 23, 2021Date of Patent: March 19, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Nazila Dadvand
-
Patent number: 11908776Abstract: A semiconductor device includes a metal substrate including a through-hole aperture having a multi-size cavity including a larger area first cavity portion above a smaller area second cavity portion that defines a first ring around the second cavity portion, where the first cavity portion is sized with area dimensions to receive a semiconductor die having a top side with circuitry coupled to bond pads thereon and a back side with a metal (BSM) layer thereon. The semiconductor die is mounted top side up with the BSM layer on the first ring. A metal die attach layer directly contacts the BSM layer, sidewalls of the bottom cavity portion, and a bottom side of the metal substrate.Type: GrantFiled: January 6, 2021Date of Patent: February 20, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Benjamin Stassen Cook, Nazila Dadvand, Sreenivasan Koduri
-
Patent number: 11854933Abstract: In described examples, a semiconductor wafer with a thermally conductive surface layer comprises a bulk semiconductor layer having a first surface and a second surface, circuitry on the first surface, a metallic layer attached to the first surface or the second surface, and a graphene layer attached to the metallic layer. The first surface opposes the second surface. The metallic layer comprises a transition metal.Type: GrantFiled: December 30, 2020Date of Patent: December 26, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Benjamin Stassen Cook, Nazila Dadvand, Archana Venugopal, Daniel Lee Revier
-
Patent number: 11848258Abstract: A semiconductor package includes a pad and leads, the pad and leads including a base metal predominantly including copper, a first plated metal layer predominantly including nickel in contact with the base metal, and a second plated metal layer predominantly including silver in contact with the first plated metal layer. The first plated metal layer has a first plated metal layer thickness of 0.1 to 5 microns, and the second plated metal layer has a second plated metal layer thickness of 0.2 to 5 microns. The semiconductor package further includes an adhesion promotion coating predominantly including silver oxide in contact with the second plated metal layer opposite the first plated metal layer, a semiconductor die mounted on the pad, a wire bond extending between the semiconductor die and a lead of the leads, and a mold compound covering the semiconductor die and the wire bond.Type: GrantFiled: December 31, 2020Date of Patent: December 19, 2023Assignee: Texas Instruments IncorporatedInventors: Nazila Dadvand, Bernardo Gallegos
-
Publication number: 20230298982Abstract: An electronic device includes a semiconductor die, a package structure enclosing the semiconductor die, and a conductive lead having first and second surfaces. The first surface has a bilayer exposed along a bottom side of the package structure, and the second surface is exposed along another side of the package structure. The bilayer includes first and second plated layers, the first plated layer on and contacting the first surface of the conductive lead and the second plated layer on and contacting the first plated layer and exposed along the bottom side of the package structure, where the first plated layer includes cobalt, and the second plated layer includes tin.Type: ApplicationFiled: April 13, 2022Publication date: September 21, 2023Inventor: Nazila Dadvand
-
Publication number: 20230272536Abstract: In examples, a method of forming a semiconductor package comprises forming a conversion coating solution comprising a salt of a vanadate, a salt of a zirconate, or both with a complexing agent; cleaning a copper lead frame, wherein the cleaned copper lead frame comprises copper oxide on an outer surface thereof; immersing the cleaned copper lead frame in the conversion coating solution; rinsing the copper lead frame; and forming an assembly by coupling a semiconductor die to the copper lead frame, coupling the semiconductor die to a lead of the copper lead frame, applying a mold compound onto at least a portion of the outer surface of the copper lead frame, and curing the mold compound. An adhesion strength at an interface between the mold compound and the at least the portion of the outer surface of the copper lead frame is increased relative to a same assembly formed without immersing the copper lead frame in the conversion coating solution.Type: ApplicationFiled: February 28, 2022Publication date: August 31, 2023Inventor: Nazila DADVAND
-
Publication number: 20230275050Abstract: In some examples, a semiconductor package comprises a semiconductor die including a device side having a circuit formed therein and a conductive member coupled to the circuit and having multiple layers. The conductive member includes: a titanium tungsten layer coupled to the circuit; a copper seed layer coupled to the titanium tungsten layer; a copper layer coupled to the copper seed layer; a nickel tungsten layer coupled to the copper layer; and a plated layer coupled to the nickel tungsten layer. The semiconductor package includes a bond wire coupled to the plated layer; and a conductive terminal coupled to the bond wire and exposed to an exterior surface of the semiconductor package.Type: ApplicationFiled: February 28, 2022Publication date: August 31, 2023Inventor: Nazila DADVAND
-
Publication number: 20230243770Abstract: A gas sensor has a microstructure sensing element which comprises a plurality of interconnected units wherein the units are formed of connected graphene tubes. The graphene tubes may be formed by photo-initiating the polymerization of a monomer in a pattern of interconnected units to form a polymer microlattice, removing unpolymerized monomer, coating the polymer microlattice with a metal, removing the polymer microlattice to leave a metal microlattice, depositing graphitic carbon on the metal microlattice, converting the graphitic carbon to graphene, and removing the metal microlattice.Type: ApplicationFiled: March 8, 2023Publication date: August 3, 2023Applicant: Texas Instruments IncorporatedInventors: Archana VENUGOPAL, Benjamin Stassen Cook, Nazila Dadvand, Luigi Colombo
-
Patent number: 11694947Abstract: In some examples, a system comprises a die having multiple electrical connectors extending from a surface of the die and a lead coupled to the multiple electrical connectors. The lead comprises a first conductive member; a first non-solder metal plating stacked on the first conductive member; an electroplated layer stacked on the first non-solder metal plating; a second non-solder metal plating stacked on the electroplated layer; and a second conductive member stacked on the second non-solder metal plating, the second conductive member being thinner than the first conductive member. The system also comprises a molding to at least partially encapsulate the die and the lead.Type: GrantFiled: August 17, 2021Date of Patent: July 4, 2023Assignee: Texas Instruments IncorporatedInventors: Sreenivasan K. Koduri, Nazila Dadvand
-
Publication number: 20230123307Abstract: A system and method for etching a die in a tin (Sn) electrolyte. The die includes a silicon wafer and a diffusion barrier disposed on the silicon wafer. A copper seed layer disposed on the diffusion barrier and at least one copper bump bond is disposed on a portion of the copper seed layer. A tin layer is disposed on side walls of the at least one copper bump bond. The tin layer inhibits etching of the side walls of the at least one copper bump bond during an etching process to the copper seed layer to remove exposed portions of the copper seed layer.Type: ApplicationFiled: October 18, 2021Publication date: April 20, 2023Inventor: Nazila Dadvand
-
Publication number: 20230114872Abstract: An electronic device includes a package structure and a conductive lead with a first surface and a second surface. The first surface has a first plated layer exposed outside the package structure along a first side of the package structure, and the second surface has a second plated layer exposed along the bottom side of the package structure. A method includes forming a first plated layer on a first surface of a conductive lead exposed along a bottom side of a molded structure in a panel array, performing a package separation process that separates an electronic device from the panel array, placing the bottom side of the package structure and the first plated layer on a tape layer above a conductive plate, and forming a second plated layer on the exposed second surface of the conductive lead.Type: ApplicationFiled: March 31, 2022Publication date: April 13, 2023Inventor: Nazila Dadvand
-
Patent number: 11594504Abstract: A packaged semiconductor die includes a semiconductor die coupled to a die pad. The semiconductor die has a front side containing copper leads, a copper seed layer coupled to the copper leads, and a nickel alloy coating coupled to the copper seed layer. The nickel alloy includes tungsten and cerium (NiWCe). The packaged semiconductor die may also include wire bonds coupled between leads of a lead frame and the copper leads of the semiconductor die. In addition, the packaged semiconductor die may be encapsulated in molding compound. A method for fabricating a packaged semiconductor die. The method includes forming a copper seed layer over the copper leads of the semiconductor die. In addition, the method includes coating the copper seed layer with a nickel alloy. The method also includes singulating the semiconductor wafer to create individual semiconductor die and placing the semiconductor die onto a die pad of a lead frame.Type: GrantFiled: April 19, 2021Date of Patent: February 28, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Nazila Dadvand, Christopher Daniel Manack, Salvatore Frank Pavone
-
Patent number: 11587858Abstract: A microelectronic device has bump bond structures on input/output (I/O) pads. The bump bond structures include copper-containing pillars, a barrier layer including cobalt and zinc on the copper-containing pillars, and tin-containing solder on the barrier layer. The barrier layer includes 0.1 weight percent to 50 weight percent cobalt and an amount of zinc equivalent to a layer of pure zinc 0.05 microns to 0.5 microns thick. A lead frame has a copper-containing member with a similar barrier layer in an area for a solder joint. Methods of forming the microelectronic device are disclosed.Type: GrantFiled: May 18, 2021Date of Patent: February 21, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Nazila Dadvand, Christopher Daniel Manack, Salvatore Frank Pavone
-
Publication number: 20230005807Abstract: A device includes a semiconductor die including a via, a layer of titanium tungsten (TiW) in contact with the via, and a copper pillar including a top portion and a bottom portion. The bottom portion is in contact with the layer of TiW. The copper pillar includes interdiffused zinc within the bottom portion.Type: ApplicationFiled: September 13, 2022Publication date: January 5, 2023Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Nazila Dadvand, Keith Edward Johnson, Christopher Daniel Manack, Salvatore Frank Pavone
-
Publication number: 20220384375Abstract: In some examples, a package comprises a die and a redistribution layer coupled to the die. The redistribution layer comprises a metal layer, a brass layer abutting the metal layer, and a polymer layer abutting the brass layer.Type: ApplicationFiled: August 9, 2022Publication date: December 1, 2022Inventors: Vivek Swaminathan Sridharan, Christopher Daniel Manack, Nazila Dadvand, Salvatore Frank Pavone, Patrick Francis Thompson
-
Patent number: 11443996Abstract: A method for fabricating a copper pillar. The method includes forming a layer of titanium tungsten (TiW) over a semiconductor wafer, forming a layer of zinc (Zn) over the layer of TiW, and forming a copper pillar over the via. In addition, the method includes performing an anneal to diffuse the layer of Zn into the copper pillar. A semiconductor device that includes a layer of TiW coupled to a via of a semiconductor wafer and a copper pillar coupled to the layer of TiW. The copper pillar has interdiffused Zn within its bottom portion. Another method for fabricating a copper pillar includes forming a layer of TiW over a semiconductor wafer, forming a first patterned photoresist, forming a layer of Zn, and then removing the first patterned photoresist. The method further includes forming a second patterned photoresist and forming a copper pillar.Type: GrantFiled: March 1, 2018Date of Patent: September 13, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Nazila Dadvand, Keith Edward Johnson, Christopher Daniel Manack, Salvatore Frank Pavone
-
Publication number: 20220250909Abstract: A microstructure comprises a plurality of interconnected units wherein the units are formed of hexagonal boron nitride (h-BN) tubes. The graphene tubes may be formed by photo-initiating the polymerization of a monomer in a pattern of interconnected units to form a polymer microlattice, removing unpolymerized monomer, coating the polymer microlattice with a metal, removing the polymer microlattice to leave a metal microlattice, depositing an h-BN precursor on the metal microlattice, converting the h-BN precursor to h-BN, and removing the metal microlattice.Type: ApplicationFiled: April 26, 2022Publication date: August 11, 2022Inventors: Luigi COLOMBO, Nazila DADVAND, Benjamin Stassen COOK, Archana VENUGOPAL
-
Patent number: 11410947Abstract: A package comprises a die and a redistribution layer coupled to the die. The redistribution layer comprises a metal layer, a brass layer abutting the metal layer, and a polymer layer abutting the brass layer. The package is a wafer chip scale package (WCSP). The package further includes a solder ball attached to the redistribution layer.Type: GrantFiled: December 19, 2019Date of Patent: August 9, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Vivek Swaminathan Sridharan, Christopher Daniel Manack, Nazila Dadvand, Salvatore Frank Pavone, Patrick Francis Thompson
-
Patent number: 11390527Abstract: A microstructure comprises a plurality of interconnected units wherein the units are formed of graphene tubes. The graphene tubes may be formed by photo-initiating the polymerization of a monomer in a pattern of units to form a polymer microlattice, removing unpolymerized monomer, coating the polymer microlattice with a metal, removing the polymer microlattice to leave a metal microlattice, depositing graphitic carbon on the metal microlattice, converting the graphitic carbon to graphene, and removing the metal microlattice. A ceramic may be deposited on the graphene and another graphene layer may be deposited on top of the ceramic to create a multi-layered sp2-bonded carbon tube.Type: GrantFiled: December 21, 2018Date of Patent: July 19, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Benjamin Stassen Cook, Nazila Dadvand, Luigi Colombo, Archana Venugopal