Patents by Inventor Paul E. Bakeman, Jr.
Paul E. Bakeman, Jr. has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8946912Abstract: A semiconductor structure comprises a top metal layer, a bond pad formed on the top metal layer, a conductor formed below the top metal layer, and an insulation layer separating the conductor from the top metal layer. The top metal layer includes a sub-layer of relatively stiff material compared to the remaining portion of the top metal layer. The sub-layer of relatively stiff material is configured to distribute stresses over the insulation layer to reduce cracking in the insulation layer.Type: GrantFiled: December 31, 2013Date of Patent: February 3, 2015Assignee: Intersil Americas LLCInventors: John T. Gasner, Michael D. Church, Sameer D. Parab, Paul E. Bakeman, Jr., David A. Decrosta, Robert Lomenick, Chris A. McCarty
-
Publication number: 20140113444Abstract: A semiconductor structure comprises a top metal layer, a bond pad formed on the top metal layer, a conductor formed below the top metal layer, and an insulation layer separating the conductor from the top metal layer. The top metal layer includes a sub-layer of relatively stiff material compared to the remaining portion of the top metal layer. The sub-layer of relatively stiff material is configured to distribute stresses over the insulation layer to reduce cracking in the insulation layer.Type: ApplicationFiled: December 31, 2013Publication date: April 24, 2014Applicant: INTERSIL AMERICAS INC.Inventors: John T. Gasner, Michael D. Church, Sameer D. Parab, Paul E. Bakeman, JR., David A. Decrosta, Robert Lomenick, Chris A. McCarty
-
Patent number: 8652960Abstract: A semiconductor structure comprises a top metal layer, a bond pad formed on the top metal layer, a conductor formed below the top metal layer, and an insulation layer separating the conductor from the top metal layer. The top metal layer includes a sub-layer of relatively stiff material compared to the remaining portion of the top metal layer. The sub-layer of relatively stiff material is configured to distribute stresses over the insulation layer to reduce cracking in the insulation layer.Type: GrantFiled: December 18, 2012Date of Patent: February 18, 2014Assignee: Intersil Americas Inc.Inventors: John T. Gasner, Michael D. Church, Sameer D. Parab, Paul E. Bakeman, Jr., David A. Decrosta, Robert Lomenick, Chris A. McCarty
-
Patent number: 8569896Abstract: A semiconductor structure comprises a top metal layer, a bond pad formed on the top metal layer, a conductor formed below the top metal layer, and an insulation layer separating the conductor from the top metal layer. The top metal layer includes a sub-layer of relatively stiff material compared to the remaining portion of the top metal layer. The sub-layer of relatively stiff material is configured to distribute stresses over the insulation layer to reduce cracking in the insulation layer.Type: GrantFiled: June 26, 2012Date of Patent: October 29, 2013Assignee: Intersil Americas Inc.Inventors: John T. Gasner, Michael D. Church, Sameer D. Parab, Paul E. Bakeman, Jr., David A. Decrosta, Robert Lomenick, Chris A. McCarty
-
Publication number: 20120261836Abstract: A semiconductor structure comprises a top metal layer, a bond pad formed on the top metal layer, a conductor formed below the top metal layer, and an insulation layer separating the conductor from the top metal layer. The top metal layer includes a sub-layer of relatively stiff material compared to the remaining portion of the top metal layer. The sub-layer of relatively stiff material is configured to distribute stresses over the insulation layer to reduce cracking in the insulation layer.Type: ApplicationFiled: June 26, 2012Publication date: October 18, 2012Applicant: INTERSIL AMERICAS INC.Inventors: John T. Gasner, Michael D. Church, Sameer D. Parab, Paul E. Bakeman, JR., David A. Decrosta, Robert L. Lomenick, Chris A. McCarty
-
Patent number: 8274160Abstract: A method of forming a semiconductor structure is provided. One method comprises forming a device region between a substrate and a bond pad. Patterning a conductor between the bond pad and the device region with gaps. Filling the gaps with insulation material that is harder than the conductor to form pillars of relatively hard material that extend through the conductor and forming an insulation layer of the insulation material between the conductor and the bond pad.Type: GrantFiled: June 28, 2010Date of Patent: September 25, 2012Assignee: Intersil Americas Inc.Inventors: John T. Gasner, Michael D. Church, Sameer D. Parab, Paul E. Bakeman, Jr., David A. Decrosta, Robert Lomenick, Chris A. McCarty
-
Publication number: 20100261344Abstract: A method of forming a semiconductor structure is provided. One method comprises forming a device region between a substrate and a bond pad. Patterning a conductor between the bond pad and the device region with gaps. Filling the gaps with insulation material that is harder than the conductor to form pillars of relatively hard material that extend through the conductor and forming an insulation layer of the insulation material between the conductor and the bond pad.Type: ApplicationFiled: June 28, 2010Publication date: October 14, 2010Applicant: INTERSIL AMERICAS INC.Inventors: John T. Gasner, Michael D. Church, Sameer D. Parab, Paul E. Bakeman, JR., David A. Decrosta, Robert L. Lomenick, Chris A. McCarty
-
Patent number: 7795130Abstract: A method of forming a semiconductor structure is provided. One method comprises forming a device region between a substrate and a bond pad. Patterning a conductor between the bond pad and the device region with gaps. Filling the gaps with insulation material that is harder than the conductor to form pillars of relatively hard material that extend through the conductor and forming an insulation layer of the insulation material between the conductor and the bond pad.Type: GrantFiled: April 19, 2007Date of Patent: September 14, 2010Assignee: Intersil Americas Inc.Inventors: John T. Gasner, Michael D. Church, Sameer D. Parab, Paul E. Bakeman, Jr., David A. Decrosta, Robert Lomenick, Chris A. McCarty
-
Patent number: 7482254Abstract: Apparatus for and methods of thermally processing undoped or lightly doped semiconductor wafers (30) that typically are not very absorptive of an annealing radiation beam (14) are disclosed. The apparatus (10) uses a relatively low power activating radiation beam (240) with a photon energy greater than the bandgap energy of the semiconductor substrate in order to generate free carriers (315) at and near the substrate surface (32). The free carriers so generated enhance the absorption by the substrate surface of the longer wavelength annealing radiation beam. The annealing radiation beam is thus able to rapidly heat the substrate surface and permit subsequent rapid cooling to obtain, for example, a high level of electrical activity (activation) of dopants (310) formed therein. The invention obviates the need to pre-heat the substrate in order to increase absorption of the annealing radiation beam when performing thermal processing.Type: GrantFiled: September 26, 2005Date of Patent: January 27, 2009Assignee: Ultratech, Inc.Inventor: Paul E. Bakeman, Jr.
-
Patent number: 7224074Abstract: An integrated circuit with circuits under a bond pad. In one embodiment, the integrated circuit comprises a substrate, a top conductive layer, one or more intermediate conductive layers, layers of insulating material and devices. The top conductive layer has a at least one bonding pad and a sub-layer of relatively stiff material. The one or more intermediate conductive layers are formed between the top conductive layer and the substrate. The layers of insulating material separate the conductive layers. Moreover, one layer of the layers of insulating material is relatively hard and is located between the top conductive layer and an intermediate conductive layer closest to the top conductive layer. The devices are formed in the integrated circuit. In addition, at least the intermediate conductive layer closest to the top conductive layer is adapted for functional interconnections of select devices under the bond pad.Type: GrantFiled: December 19, 2005Date of Patent: May 29, 2007Assignee: Intersil Americas Inc.Inventors: John T Gasner, Michael D Church, Sameer D Parab, Paul E Bakeman, Jr., David A Decrosta, Robert Lomenic, Chris A McCarty
-
Patent number: 7005369Abstract: An integrated circuit with circuits under a bond pad. In one embodiment, the integrated circuit comprises a substrate, a top conductive layer, one or more intermediate conductive layers, layers of insulating material and devices. The top conductive layer has a at least one bonding pad and a sub-layer of relatively stiff material. The one or more intermediate conductive layers are formed between the top conductive layer and the substrate. The layers of insulating material separate the conductive layers. Moreover, one layer of the layers of insulating material is relatively hard and is located between the top conductive layer and an intermediate conductive layer closest to the top conductive layer. The devices are formed in the integrated circuit. In addition, at least the intermediate conductive layer closest to the top conductive layer is adapted for functional interconnections of select devices under the bond pad.Type: GrantFiled: October 31, 2003Date of Patent: February 28, 2006Assignee: Intersil American Inc.Inventors: John T. Gasner, Michael D. Church, Sameer D. Parab, Paul E. Bakeman, Jr., David A. Decrosta, Robert L. Lomenick, Chris A. McCarty
-
Patent number: 5635285Abstract: A method of exposing a radiation-sensitive medium through a mask and using an imaging system having a given depth of focus to control for pattern dependent distortion. The steps comprise: providing the radiation-sensitive medium within the depth of focus of the imaging system; providing radiation to the radiation-sensitive medium through the mask; providing the radiation-sensitive medium fully outside the depth of focus of the imaging system; and providing radiation to the radiation-sensitive medium through the mask. Corrections are automatically made by providing the radiation-sensitive medium fully outside the depth of focus of the imaging system, since in that regime the mask operates as a grey-scale mask, with the amount of light passing through any region of the mask dependent on the transmission of the masking pattern in that region.Type: GrantFiled: June 7, 1995Date of Patent: June 3, 1997Assignee: International Business Machines CorporationInventors: Paul E. Bakeman, Jr., Albert S. Bergendahl
-
Patent number: 5556802Abstract: A method for forming a capacitor on a substrate having a contact below a top layer including the steps of:Spinning on a layer of photoresist material. Exposing the photoresist to light to establish a standing wave pattern to fix prominences of photoresist separated by separation areas. Each prominence extends a prominence height from the top layer to a top. Developing the photoresist to fix an erose face on each prominence, each face extending from the top layer to the top. Depositing a first oxide intermediate prominences to effect accumulation of the first oxide to an oxide height at least equal to the prominence height. Etching the first oxide to expose each top. Dissolving the photoresist to uncover oxide mandrels. Each mandrel extends a mandrel height from the top layer to a mandrel top; each mandrel has an erose mandrel face intermediate the top layer and the mandrel top. Etching the top layer to expose the contact.Type: GrantFiled: June 7, 1995Date of Patent: September 17, 1996Assignee: International Business Machines CorporationInventors: Paul E. Bakeman, Jr., Bomy A. Chen, John E. Cronin, Steven J. Holmes, Hing Wong
-
Patent number: 5480748Abstract: A conductive layer in a semiconductor device is protected against chemical attack by a photoresist developer by forming a protective film overlying the conductive layer. The protective film is formed using a chemical reaction that occurs through defects in a passivation layer that was previously formed overlying the conductive layer. The chemical reaction substantially occurs at the surface of the conductive layer and chemically converts portions thereof in forming the protective film. Preferably, the conductive layer is aluminum or an alloy thereof containing copper and/or silicon, and the protective film is aluminum oxide formed on the aluminum layer to protect it from corrosion by tetramethyl ammonium hydroxide (TMAH). The passivation layer is TiN, and the chemical reaction used is oxidation of the aluminum layer through defects in the overlying TiN layer by placing in an ozone asher.Type: GrantFiled: April 26, 1994Date of Patent: January 2, 1996Assignee: International Business Machines CorporationInventors: Paul E. Bakeman, Jr., Hyun K. Lee, Stephen E. Luce
-
Patent number: 5347153Abstract: An improved short channel field effect transistor is provided which includes a semiconductor substrate having a given type dopant with source and drain electrodes, one of the electrodes having a diffusion of the type of dopant opposite to that of the given type dopant, a channel disposed between the source and drain electrodes, a region having the same type dopant as that of the substrate and aligned with the diffusion at the diffusion-channel interface, the region having sufficient dopant to prevent penetration of the depletion region generated by the diffusion into the substrate or at least to significantly limit the electric field which results from the junction between the diffusion and the substrate and an electrically conductive contact made with the diffusion, which may be, e.g., connected to a substantially constant bias or supply voltage source.Type: GrantFiled: September 20, 1993Date of Patent: September 13, 1994Assignee: International Business Machines CorporationInventor: Paul E. Bakeman, Jr.
-
Patent number: 5226732Abstract: An improved contactless temperature measurement system is provided which includes a workpiece, a chamber containing the workpiece with the walls thereof being substantially transmissive to radiation at wavelengths other than a given wavelength and substantially reflective at the given wavelength to remove the dependence of the apparent or measured temperature on the workpiece emissivity variations or fluctuations.Type: GrantFiled: April 17, 1992Date of Patent: July 13, 1993Assignee: International Business Machines CorporationInventors: James S. Nakos, Paul E. Bakeman, Jr., Dale P. Hallock, Jerome B. Lasky, Scott L. Pennington
-
Patent number: 4622573Abstract: A contact structure suitable for use in a CMOS device to prevent or suppress the latch-up phenomenon in the device. It uses two degeneratively doped regions of different conductivity type with a tunnel injecting interface therebetween and a conductive segment contiguous to one of the two regions. Using such a structure as the source of an FET in a CMOS arrangement causes the emitter area and the base spreading resistance of the corresponding parasitic bipolar transistor to be reduced. This in turn causes the current gain of the parasitic transistor to decrease and the latch-up phenomenon to be prevented or suppressed.Type: GrantFiled: February 18, 1986Date of Patent: November 11, 1986Assignee: International Business Machines CorporationInventors: Paul E. Bakeman, Jr., Henry J. Geipel, Jr.
-
Patent number: 4506436Abstract: A method for reducing the susceptibility of integrated circuit dynamic memory devices to environmentally produced radiation, such as alpha particles, in which a buried layer, having a majority carrier concentration substantially equal to or greater than the concentration of free carriers generated by the radiation and being between one and four orders of magnitude greater concentration than that of the semiconductor substrate, is ion implanted within a few microns of the substrate surface after at least one major high temperature processing step in the manufacturing process has been completed.Type: GrantFiled: December 21, 1981Date of Patent: March 26, 1985Assignee: International Business Machines CorporationInventors: Paul E. Bakeman, Jr., Robert M. Quinn
-
Patent number: 4369072Abstract: A method of providing less than one micron p-n junction regions for IGFET devices in which a high concentration of arsenic is implanted so that its peak lies near the surface of a semiconductor substrate. Phosphorus is also implanted with an energy to provide a maximum concentration below that of the arsenic and of a magnitude at least one order of magnitude less than that of arsenic. An oxidation/anneal step thermally diffuses the implanted ions to form a junction less than one micron in thickness.Type: GrantFiled: January 22, 1981Date of Patent: January 18, 1983Assignee: International Business Machines Corp.Inventors: Paul E. Bakeman, Jr., Andres G. Fortino, Henry J. Geipel, Jr., Jeffrey P. Kasold, Robert M. Quinn
-
Patent number: 3983552Abstract: In a pilferage detection system employing apparatus for generating a magnetic field of alternating polarity and predetermined fundamental frequency through which articles subject to pilferage must pass to leave a protected area and a magnetic marker associated with each article in the protected area, markers are provided which generate both odd and even harmonics of the fundamental frequency in response to the alternating magnetic field when the marker is active (i.e., a control element of the marker is magnetized) and which generate only odd harmonics of the fundamental frequency when the marker is inactive. The presence of an active marker in the alternating magnetic field is therefore detected by detecting a predetermined even harmonic of the fundamental frequency. Apparatus is also provided for demagnetizing the control element of the marker associated with an article authorized for removal from the protected area to permit that article to pass through the alternating magnetic field undetected.Type: GrantFiled: January 14, 1975Date of Patent: September 28, 1976Assignee: American District Telegraph CompanyInventors: Paul E. Bakeman, Jr., Albert L. Armstrong