Patents by Inventor Paul M. Goodwin
Paul M. Goodwin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10101637Abstract: The present invention is a supplemental waterproof housing that completely surrounds a camera device, and it encloses an integrated and removable supplemental external battery and supplemental memory storage inside the external housing, and provides for a mounting point for lenses, filters or adaptors and handles attached to outside to the external housing. The internal compartment of the housing encloses an inner housing that holds the camera, and allows easy connections to the removable memory chips and removable battery packs through coupling adapters, connectors and bridges, which is all integrated into and enclosed by the external housing. The present invention also allows access to the internal compartment with one side of the inner housing providing a seal on one side of the waterproof housing, which is secured through waterproof seals, couplings and latches on the outside of the housing.Type: GrantFiled: September 9, 2016Date of Patent: October 16, 2018Assignee: Avant Technology, Inc.Inventors: Tim Peddecord, Justin M. Goodwin, Paul M. Goodwin
-
Publication number: 20170078537Abstract: The present invention is a supplemental waterproof housing that completely surrounds a camera device, and it encloses an integrated and removable supplemental external battery and supplemental memory storage inside the external housing, and provides for a mounting point for lenses, filters or adaptors and handles attached to outside to the external housing. The internal compartment of the housing encloses an inner housing that holds the camera, and allows easy connections to the removable memory chips and removable battery packs through coupling adapters, connectors and bridges, which is all integrated into and enclosed by the external housing. The present invention also allows access to the internal compartment with one side of the inner housing providing a seal on one side of the waterproof housing, which is secured through waterproof seals, couplings and latches on the outside of the housing.Type: ApplicationFiled: September 9, 2016Publication date: March 16, 2017Applicant: Avant Technology, Inc.Inventors: Tim Peddecord, Justin M. Goodwin, Paul M. Goodwin
-
Publication number: 20100049914Abstract: The present invention relates to a solid-state storage subsystem which comprises a plurality of solid state drive designs integrated with a storage processor that provides performance, data integrity and reliability improvements in a standard disk drive form factor with a standard disk drive interface.Type: ApplicationFiled: August 20, 2008Publication date: February 25, 2010Inventor: Paul M. Goodwin
-
Publication number: 20090267205Abstract: The present invention mechanically integrates a flexible printed circuit pre-disposed with solder and flux and two or more leaded integrated circuit packages into an assembly that does not require a solder reflow process prior to the reflow cycle to attach the assembly to a printed circuit module. Each IC device includes: (1) a package having a top, a bottom and sides; and (2) external leads that extend out from one or more sides for electrical connectivity to a printed circuit module. Each flexible circuit includes: (1) a multi-segment pattern for each IC connection where there is a segment for: (a) attaching a package lead to the flexible printed circuit; (b) a segment for attaching a preformed piece of solder and flux; (c) a bridge for the solder to flow when heated to the package lead attach segment; (2) solder and flux and (3) adhesive to bond the flexible printed circuit to the packages and bond the packages together.Type: ApplicationFiled: April 28, 2008Publication date: October 29, 2009Applicant: Avant Technology LPInventors: Paul M. Goodwin, Ron Weindorf
-
Patent number: 6353876Abstract: Data coherency in a multiprocessor system is improved and data latency minimized through the use of data mapping “fill” requests from any one of the multiprocessor CPUs such that the information requested is acquired through the crossbar switch from the same memory module to which the “victim” data in that CPU's cache must be rewritten. With such an arrangement rewrite latency periods for victim data within the crossbar switch is minimized and the 'ships crossing in the night' problem is avoided.Type: GrantFiled: August 22, 2000Date of Patent: March 5, 2002Assignee: Compaq Information Technologies Group, L.P.Inventors: Paul M. Goodwin, Stephen Van Doren
-
Patent number: 6226709Abstract: A memory system has a plurality of interleaved memory ranks that use SDRAMs requiring a periodic refresh, and an arbiter which controls access to the memory ranks and restricts access to a memory rank being refreshed. The memory ranks are interleaved on a memory module. Counting refresh registers on each memory module are associated with the module's memory ranks. The arbiter has its own counting refresh register. At regular intervals, the arbiter broadcasts a refresh signal along with a refresh address to the modules via a transaction bus. The refresh address provided by the arbiter is latched by the refresh registers which then begin counting at a pre-programmed interval. A refresh to a particular memory rank is triggered when a refresh register associated with the memory rank matches a unique identifier assigned to that rank. The arbiter uses its refresh register to identify the memory rank being refreshed, allowing the arbiter to restrict access to that memory rank.Type: GrantFiled: October 24, 1997Date of Patent: May 1, 2001Assignee: Compaq Computer CorporationInventors: Paul M. Goodwin, Stephen Van Doren
-
Patent number: 6125429Abstract: Data coherency in a multiprocessor system is improved and data latency minimized through the use of data mapping "fill" requests from any one of the multiprocessor CPUs such that the information requested is acquired through the crossbar switch from the same memory module to which the "victim" data in that CPUs cache must be rewritten. With such an arrangement rewrite latency periods for victim data within the crossbar switch is minimized and the `ships crossing in the night` problem is avoided.Type: GrantFiled: March 12, 1998Date of Patent: September 26, 2000Assignee: Compaq Computer CorporationInventors: Paul M. Goodwin, Stephen Van Doren
-
Patent number: 6108752Abstract: An architecture and coherency protocol for use in a large SMP computer system includes a hierarchical switch structure which allows for a number of multi-processor nodes to be coupled to the switch to operate at an optimum performance. Within each multi-processor node, a simultaneous buffering system is provided that allows all of the processors of the multi-processor node to operate at peak performance. A memory is shared among the nodes, with a portion of the memory resident at each of the multi-processor nodes. Each of the multi-processor nodes includes a number of elements for maintaining memory coherency, including a victim cache, a directory and a transaction tracking table. The victim cache allows for selective updates of victim data destined for memory stored at a remote multi-processing node, thereby improving the overall performance of memory.Type: GrantFiled: October 24, 1997Date of Patent: August 22, 2000Assignee: Compaq Computer CorporationInventors: Stephen R. VanDoren, Paul M. Goodwin
-
Patent number: 6077306Abstract: A bus interface is partitionable into at least two slices. Each slice interfaces a respective subset of data from a computer device to a system bus. Each slice also receives a corresponding subset of control information and a complete set of address information from the computer device. Moreover, each slice may be implemented on a single integrated circuit chip, which thus handles both data and control functions.Type: GrantFiled: January 20, 1999Date of Patent: June 20, 2000Assignee: Compaq Computer CorporationInventors: Jeffrey A. Metzger, Nitin D. Godiwala, Barry A. Maskas, Kurt M. Thaller, Paul M. Goodwin, Donald W. Smelser, David A. Tatosian
-
Patent number: 6043987Abstract: Printed Circuit Board fabrication costs are decreased, and device placement densities are increased by the use of well structures designed for receiving components such as capacitors on portions of the PCB directly beneath integrated circuit packages having very low vertical profiles. With such an arrangement it is possible to use newer low profile packages and still place a capacitor under the integrated circuit package for reduced area consumption and improved inductance and circuit cycle times. Further advantages of the present arrangement include a reduction in the number of vias that need to be drilled in the PCB to make capacitor attachments, a consequent improvement in PCB inductance and parasitic capacitance, and improved electrical properties for voltage reference planes and routing layers.Type: GrantFiled: August 25, 1997Date of Patent: March 28, 2000Assignee: Compaq Computer CorporationInventors: Paul M. Goodwin, John Nerl
-
Patent number: 5918029Abstract: A bus interface is partitionable into at least two slices. Each slice interfaces a respective subset of data from a computer device to a system bus. Each slice also receives a corresponding subset of control information and a complete set of address information from the computer device. Moreover, each slice may be implemented on a single integrated circuit chip, which thus handles both data and control functions.Type: GrantFiled: September 8, 1997Date of Patent: June 29, 1999Assignee: Digital Equipment CorporationInventors: Jeffrey A. Metzger, Nitin D. Godiwala, Barry A. Maskas, Kurt M. Thaller, Paul M. Goodwin, Donald W. Smelser, David A. Tatosian
-
Patent number: 5659713Abstract: A read buffering system and method employs a bank of FIFOs to hold sequential read data for a number of data streams being fetched by a computer. The FIFOs are located in the memory controller, so the system bus is not used in the memory accesses needed to fill the stream buffer. The buffer system stores addresses used for read requests made by a CPU, and if a next sequential address is then detected in a subsequent read request, this is designated to be a stream (i.e., sequential reads). When a stream is thus detected, data is fetched from DRAM memory for addresses following the sequential address, and this prefetched data is stored in one of the FIFOs. A FIFO is selected using a least-recently-used algorithm. When the CPU subsequently makes a read request for data in a FIFO, this data can be returned without making a memory access, and so the access time seen by the CPU is shorter.Type: GrantFiled: December 7, 1995Date of Patent: August 19, 1997Assignee: Digital Equipment CorporationInventors: Paul M. Goodwin, David A. Tatosian, Donald Smelser
-
Patent number: 5586294Abstract: A read buffering system employs FIFOs to hold sequential read data for a number of data streams being fetched by a computer. When the system sees a read command from the CPU, it stores an incremented value of the address of the read command in a history buffer and marks the entry as valid. The system detects a stream when a subsequent read command specifies an address that matches the address value stored in the history buffer. Upon detecting a stream, the system fetches data from DRAMs at addresses that follow the address of the subsequent read command, and stores it in a FIFO. However, to reduce unnecessary prefetching, the system looks for a read X, write X, read X+1 (where X and X+1 designate addresses) succession of commands so as to prevent them from creating a stream. This succession occurs often and qualifies as a stream, but is seldom followed by other reads that maintain the stream.Type: GrantFiled: February 16, 1994Date of Patent: December 17, 1996Assignee: Digital Equipment CorporationInventors: Paul M. Goodwin, Kurt M. Thaller
-
Patent number: 5490113Abstract: A memory system has a stream buffer with several performance-enhancing features. Two distinct sets of latches receive data from the memory array. One set feeds the stream buffer, while the other holds memory data that is destined for a system bus. The dual-latch configuration allows stream buffer fills to proceed even if system bus stalls prevent the memory data latch from being timely emptied. The memory controller prefetches a number of data blocks depending on the interleave factor of the memory system, as well as in response to control information from the CPU that can override the interleave-based number in some system configurations. The stream buffer employs a history buffer containing the addresses of recently-read memory locations in order to declare a new stream. The addresses of memory reads are normally entered into the history buffer on a round-robin basis.Type: GrantFiled: June 15, 1994Date of Patent: February 6, 1996Assignee: Digital Equipment CorporationInventors: David A. Tatosian, Paul M. Goodwin, Kurt M. Thaller, Donald W. Smelser
-
Patent number: 5461718Abstract: A read buffering system employs a bank of FIFOs to hold sequential read data for a number of data streams being fetched by a computer. The FIFOs are located in the memory controller, so the system bus is not used in the memory accesses needed to fill the stream buffer. The buffer system stores addresses used for read requests made by a CPU, and if a next sequential address is then detected in a subsequent read request, this is designated to be a stream (i.e., sequential reads). When a stream is thus detected, data is fetched from DRAM memory for addresses following the sequential address, and this prefetched data is stored in one of the FIFOs. A FIFO is selected using a least-recently-used algorithm. When the CPU subsequently makes a read request for data in a FIFO, this data can be returned without making a memory access, and so the access time seen by the CPU is shorter.Type: GrantFiled: April 24, 1992Date of Patent: October 24, 1995Assignee: Digital Equipment CorporationInventors: David A. Tatosian, Paul M. Goodwin, Donald Smelser
-
Patent number: 5452418Abstract: The operation of a stream buffer varies depending on whether a normal operation mode or a test mode is selected. In the normal operation mode, the stream buffer is read from only when the data requested by a CPU read has been determined to reside there, and the stream buffer location read from is the location determined to contain the requested data. This determination is made by comparing the address of the read request with addresses of the data stored in the stream buffer. Also, the stream buffer is written with memory data in response to a read that misses the stream buffer, and the location written to is one that has been allocated to receive the incoming memory data. Two different buffer allocation methods are shown, first-in-first-out (FIFO) and least-recently-used (LRU).Type: GrantFiled: April 24, 1992Date of Patent: September 19, 1995Assignee: Digital Equipment CorporationInventors: David A. Tatosian, Donald W. Smelser, Paul M. Goodwin
-
Patent number: 5388247Abstract: A read buffering system employs a bank of FIFOs to hold sequential read data for a number of data streams being fetched by a computer. The FIFOs are located in the memory controller, so the system bus is not used in memory accesses used to fill the stream buffer. The system stores addresses used for read requests made by a CPU, and if a next sequential address is then detected in a subsequent read request, this is designated to be a stream (i.e., sequential reads). When a stream is thus detected, data is fetched from DRAM memory for addresses following the sequential address, and this prefetched data is stored in one of the FIFOs. The system also prevents the unnecessary prefetching of data by preventing certain CPU requests from being used to detect streams. A FIFO is selected using a least-recently-used algorithm. When the CPU subsequently makes a read request for data in a FIFO, this data can be returned without making a memory access.Type: GrantFiled: February 16, 1994Date of Patent: February 7, 1995Assignee: Digital Equipment CorporationInventors: Paul M. Goodwin, Kurt M. Thaller, Barry A. Maskas
-
Patent number: 5371870Abstract: A read buffering system employs a bank of FIFOs to hold sequential read data for a number of data streams being fetched by a computer. The FIFOs are located in the memory controller, so the system bus is not used in the memory accesses needed to fill the stream buffer. The buffer system stores addresses used for read requests made by a CPU, and if a next sequential address is then detected in a subsequent read request, this is designated to be a stream (i.e., sequential reads). When a stream is thus detected, data is fetched from DRAM memory for addresses following the sequential address, and this prefetched data is stored in one of the FIFOs. A FIFO is selected using a least-recently-used algorithm. When the CPU subsequently makes a read request for data in a FIFO, this data can be returned without making a memory access, and so the access time seen by the CPU is shorter.Type: GrantFiled: April 24, 1992Date of Patent: December 6, 1994Assignee: Digital Equipment CorporationInventors: Paul M. Goodwin, Donald Smelser, David A. Tatosian
-
Patent number: D785069Type: GrantFiled: September 1, 2015Date of Patent: April 25, 2017Assignee: Avant Technology, Inc.Inventors: Justin M. Goodwin, Paul M. Goodwin
-
Patent number: D794697Type: GrantFiled: September 1, 2015Date of Patent: August 15, 2017Assignee: Avant Technology, Inc.Inventors: Paul M. Goodwin, Justin M. Goodwin