Patents by Inventor Paul M. Werking
Paul M. Werking has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11929743Abstract: A high-voltage semiconductor switch is provided. The high-voltage semiconductor switch comprises one or more switch subcircuits, wherein each switch subcircuit may comprise one or more FET circuits and voltage-shifting transistor. The high-voltage semiconductor switch may be configured based on operational and environmental requirements, such as those of a quantum computing system, wherein the high-voltage switch may be located in a cryostat or vacuum chamber.Type: GrantFiled: July 7, 2022Date of Patent: March 12, 2024Assignee: QUANTINUUM LLCInventors: David A. Deen, Paul M. Werking, Christopher Langer
-
Publication number: 20230026029Abstract: A high-voltage semiconductor switch is provided. The high-voltage semiconductor switch comprises one or more switch subcircuits, wherein each switch subcircuit may comprise one or more FET circuits and voltage-shifting transistor. The high-voltage semiconductor switch may be configured based on operational and environmental requirements, such as those of a quantum computing system, wherein the high-voltage switch may be located in a cryostat or vacuum chamber.Type: ApplicationFiled: July 7, 2022Publication date: January 26, 2023Inventors: David A. DEEN, Paul M. WERKING, Christopher LANGER
-
Patent number: 10979009Abstract: An embodiment of an amplifier circuit includes first, second, and third amplifiers. The first and second amplifiers, each of which can be a respective operational amplifier or a respective transconductance amplifier, are configured to amplify a differential input signal with a non-inverting gain. And the third amplifier, which can be an operational amplifier or a transconductance amplifier, is configured to cause the first and second amplifiers to amplify a common-mode input signal with a gain that is less than unity. The third amplifier can also be configured to cause the first and second amplifiers to generate a common-mode output voltage that is substantially independent of the common-mode input voltage. Consequently, in addition to presenting a high input impedance and a low noise factor, such an amplifier circuit has a configurable common-mode output voltage and has a lower common-mode gain (e.g., less than unity, approaching zero) than other non-inverting differential amplifiers.Type: GrantFiled: March 9, 2020Date of Patent: April 13, 2021Assignee: Honeywell International Inc.Inventor: Paul M Werking
-
Patent number: 10840907Abstract: A source-coupled logic (SCL) gate configured to reduce power supply noise generation and reduce DC power consumption by adjusting a bias current to deliver only the performance level required for a given application. The SCL gate circuit arrangement includes a current mirror circuit with transistors configured as pull-up transistors. The pull-up transistors set the logical HIGH voltage level. The SCL gate circuit may also include voltage limiting devices configured to set the logical LOW voltage level. The current mirror circuit and the voltage limiting devices allow the SCL gate to receive a bias current supplied a bias circuit that is less complex than bias circuitry used by other examples of SCL circuitry. Adjusting the bias current delivers the desired performance with the commensurate reduction in power consumption.Type: GrantFiled: November 19, 2019Date of Patent: November 17, 2020Assignee: Honeywell International Inc.Inventor: Paul M. Werking
-
Publication number: 20200266780Abstract: An embodiment of an amplifier circuit includes first, second, and third amplifiers. The first and second amplifiers, each of which can be a respective operational amplifier or a respective transconductance amplifier, are configured to amplify a differential input signal with a non-inverting gain. And the third amplifier, which can be an operational amplifier or a transconductance amplifier, is configured to cause the first and second amplifiers to amplify a common-mode input signal with a gain that is less than unity. The third amplifier can also be configured to cause the first and second amplifiers to generate a common-mode output voltage that is substantially independent of the common-mode input voltage. Consequently, in addition to presenting a high input impedance and a low noise factor, such an amplifier circuit has a configurable common-mode output voltage and has a lower common-mode gain (e.g., less than unity, approaching zero) than other non-inverting differential amplifiers.Type: ApplicationFiled: March 9, 2020Publication date: August 20, 2020Applicant: Honeywell International Inc.Inventor: Paul M Werking
-
Patent number: 10587234Abstract: An embodiment of an amplifier circuit includes first, second, and third amplifiers. The first and second amplifiers are configured to amplify a differential input signal with a non-inverting gain. And the third amplifier, which can be a transconductance amplifier, is configured to cause the first and second amplifiers to amplify a common-mode input signal with a gain that is less than unity. The third amplifier can also be configured to cause the first and second amplifiers to generate a common-mode output voltage that is substantially independent of the common-mode input voltage. Consequently, in addition to presenting a high input impedance and a low noise factor, such an amplifier circuit has a configurable common-mode output voltage and has a lower common-mode gain (e.g., less than unity, approaching zero) than other non-inverting differential amplifiers.Type: GrantFiled: July 12, 2017Date of Patent: March 10, 2020Assignee: Honeywell International Inc.Inventor: Paul M Werking
-
Patent number: 10277180Abstract: A transimpedance amplifier circuit with an AC signal path and a DC bias path separate from the AC signal path that may be used with a wide variety of sensors such as MEMS accelerometers, photo detectors and pressure sensors. The circuit includes a high impedance input pseudo-resistor that minimizes the area needed on an integrated circuit and configured to minimize losses, noise injection, noise gain and distortion while maintaining amplifier bandwidth, linearity and output voltage range.Type: GrantFiled: August 11, 2016Date of Patent: April 30, 2019Assignee: Honeywell International Inc.Inventor: Paul M. Werking
-
Publication number: 20190020321Abstract: An embodiment of an amplifier circuit includes first, second, and third amplifiers. The first and second amplifiers are configured to amplify a differential input signal with a non-inverting gain. And the third amplifier, which can be a transconductance amplifier, is configured to cause the first and second amplifiers to amplify a common-mode input signal with a gain that is less than unity. The third amplifier can also be configured to cause the first and second amplifiers to generate a common-mode output voltage that is substantially independent of the common-mode input voltage. Consequently, in addition to presenting a high input impedance and a low noise factor, such an amplifier circuit has a configurable common-mode output voltage and has a lower common-mode gain (e.g., less than unity, approaching zero) than other non-inverting differential amplifiers.Type: ApplicationFiled: July 12, 2017Publication date: January 17, 2019Inventor: Paul M Werking
-
Publication number: 20170207760Abstract: A transimpedance amplifier circuit with an AC signal path and a DC bias path separate from the AC signal path that may be used with a wide variety of sensors such as MEMS accelerometers, photo detectors and pressure sensors. The circuit includes a high impedance input pseudo-resistor that minimizes the area needed on an integrated circuit and configured to minimize losses, noise injection, noise gain and distortion while maintaining amplifier bandwidth, linearity and output voltage range.Type: ApplicationFiled: August 11, 2016Publication date: July 20, 2017Inventor: Paul M. Werking
-
Patent number: 9112462Abstract: A variable-gain current conveyor-based instrumentation amplifier without introducing distortion. An exemplary variable-gain instrumentation amplifier includes a first dual-output transconductance amplifier (DOTA) (i.e., current conveyor) that receives a first input voltage, a second DOTA that receives a second input voltage, a first resistive element connected between the first and second DOTA, an amplifier connected to the second DOTA at an inverting input, and a second resistive element that connects the second DOTA and the inverting input to an output of the amplifier. At least one of the resistive elements is a variable resistive element.Type: GrantFiled: May 15, 2013Date of Patent: August 18, 2015Assignee: Honeywell International Inc.Inventor: Paul M Werking
-
Patent number: 9018937Abstract: An electromechanical system (MEMS) voltmeter. An exemplary MEMS voltmeter includes a proof mass mounted to a substrate in a teeter-totter manner. The MEMS voltmeter also includes an input voltage plate located on the substrate under a first end of the proof mass. The first input voltage plate receives a voltage from a device under test. A drive voltage plate is located on the substrate under a second end of the proof mass. A first sense input voltage plate is located on the substrate under the first end of the proof mass. A second sense voltage plate is located on the substrate under the second end of the proof mass. A rebalancing circuit receives signals from the proof mass and the first and second sense voltage plates and generates a voltage value that is equal to the root mean square (RMS) voltage of the device under test.Type: GrantFiled: January 17, 2012Date of Patent: April 28, 2015Assignee: Honeywell International Inc.Inventor: Paul M. Werking
-
Publication number: 20140340146Abstract: A variable-gain current conveyor-based instrumentation amplifier without introducing distortion. An exemplary variable-gain instrumentation amplifier includes a first dual-output transconductance amplifier (DOTA) (i.e., current conveyor) that receives a first input voltage, a second DOTA that receives a second input voltage, a first resistive element connected between the first and second DOTA, an amplifier connected to the second DOTA at an inverting input, and a second resistive element that connects the second DOTA and the inverting input to an output of the amplifier. At least one of the resistive elements is a variable resistive element.Type: ApplicationFiled: May 15, 2013Publication date: November 20, 2014Inventor: Paul M. Werking
-
Patent number: 8823450Abstract: This disclosure is directed to devices and integrated circuits for instrumentation amplifiers. In one example, an instrumentation amplifier device uses two non-inverted outputs of a first multiple-output transconductance amplifier, and a non-inverted output and an inverted output of a second multiple-output transconductance amplifier. Both multiple-output transconductance amplifiers have a non-inverted output connected to an inverting input, and a non-inverting input connected to a respective input voltage terminal. A first resistor is connected between the inverting inputs of both multiple-output transconductance amplifiers. The outputs of both multiple-output transconductance amplifiers are connected together, connected through a second resistor to ground, and connected to an output voltage terminal. In other examples, two pairs of outputs from triple-output transconductance amplifiers are connected to provide two voltage output terminals, and may also be connected to buffers or a differential amplifier.Type: GrantFiled: July 19, 2012Date of Patent: September 2, 2014Assignee: Honeywell International Inc.Inventor: Paul M. Werking
-
Patent number: 8692700Abstract: A sigma-delta digital-to-analog converter (SD DAC) exhibits undesirable distortion when implemented in an integrated circuit due to the non-linearity of polysilicon resistors used in the filtering stages of the SD DAC. By using resistors other than polysilicon for the output resistor of an SD DAC, distortion can be reduced or eliminated. Additionally or alternatively, by generating an error correction signal, the distortion can be corrected.Type: GrantFiled: May 2, 2012Date of Patent: April 8, 2014Assignee: Honeywell International Inc.Inventor: Paul M. Werking
-
Publication number: 20140022015Abstract: This disclosure is directed to devices and integrated circuits for instrumentation amplifiers. In one example, an instrumentation amplifier device uses two non-inverted outputs of a first multiple-output transconductance amplifier, and a non-inverted output and an inverted output of a second multiple-output transconductance amplifier. Both multiple-output transconductance amplifiers have a non-inverted output connected to an inverting input, and a non-inverting input connected to a respective input voltage terminal. A first resistor is connected between the inverting inputs of both multiple-output transconductance amplifiers. The outputs of both multiple-output transconductance amplifiers are connected together, connected through a second resistor to ground, and connected to an output voltage terminal. In other examples, two pairs of outputs from triple-output transconductance amplifiers are connected to provide two voltage output terminals, and may also be connected to buffers or a differential amplifier.Type: ApplicationFiled: July 19, 2012Publication date: January 23, 2014Applicant: HONEYWELL INTERNATIONAL INC.Inventor: Paul M. Werking
-
Publication number: 20130293401Abstract: A sigma-delta digital-to-analog converter (SD DAC) exhibits undesirable distortion when implemented in an integrated circuit due to the non-linearity of polysilicon resistors used in the filtering stages of the SD DAC. By using resistors other than polysilicon for the output resistor of an SD DAC, distortion can be reduced or eliminated. Additionally or alternatively, by generating an error correction signal, the distortion can be corrected.Type: ApplicationFiled: May 2, 2012Publication date: November 7, 2013Applicant: Honeywell International Inc.Inventor: Paul M. Werking
-
Publication number: 20130181697Abstract: An electromechanical system (MEMS) voltmeter. An exemplary MEMS voltmeter includes a proof mass mounted to a substrate in a teeter-totter manner. The MEMS voltmeter also includes an input voltage plate located on the substrate under a first end of the proof mass. The first input voltage plate receives a voltage from a device under test. A drive voltage plate is located on the substrate under a second end of the proof mass. A first sense input voltage plate is located on the substrate under the first end of the proof mass. A second sense voltage plate is located on the substrate under the second end of the proof mass. A rebalancing circuit receives signals from the proof mass and the first and second sense voltage plates and generates a voltage value that is equal to the root mean square (RMS) voltage of the device under test.Type: ApplicationFiled: January 17, 2012Publication date: July 18, 2013Applicant: HONEYWELL INTERNATIONAL INC.Inventor: Paul M. Werking
-
Patent number: 8203324Abstract: A temperature compensated low voltage reference circuit can be realized with a reduced operating voltage overhead and reduced spatial requirements This is accomplished in several ways including integrating one or more bipolar junction transistors into a current differencing amplifier and reducing the number of components required to implement various voltage reference circuits. All of the reference circuits may be constructed with various types of transistors including DTMOS transistors.Type: GrantFiled: September 15, 2009Date of Patent: June 19, 2012Assignee: Honeywell International Inc.Inventor: Paul M. Werking
-
Patent number: 8081030Abstract: An amplifier capable of operating in multiple modes may include (a) first and second voltage inputs and (b) first and second current outputs that have substantially the same amplitude and polarity. Preferably, the inputs and outputs of the amplifier will have high impedances. The amplifier may operate in a first mode—and function as an operational amplifier—when the first and second current outputs are coupled together. The amplifier may operate in a second mode—and function as a type-2 current conveyor—when the second current output is coupled to the second voltage input. The amplifier may additionally include a third current output that has an amplitude that is substantially the same as the amplitudes of the first and second outputs and a polarity that is substantially opposite to the polarities of the first and second outputs. In this configuration the amplifier may function as a four-terminal floating nullor.Type: GrantFiled: December 19, 2008Date of Patent: December 20, 2011Assignee: Honeywell International Inc.Inventor: Paul M. Werking
-
Patent number: 7969224Abstract: A method and a circuit for correcting duty cycle distortion. A delay insertion gate corrects data dependent delay distortion that is generated by CMOS flip-flop circuits. The delay insertion gate includes two field effect transistors and a current mirror. The two transistors each respectively receive an input signal from an upstream circuit. At least one of the transistors is coupled to an output node. The output node temporarily holds a voltage state within the delay insertion gate, correcting any distortion in the duty cycle of the input signals.Type: GrantFiled: June 17, 2009Date of Patent: June 28, 2011Assignee: Honeywell International, Inc.Inventor: Paul M. Werking