Patents by Inventor Rainer Goettfert
Rainer Goettfert has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230370092Abstract: Error correction is proposed in which a syndrome calculation is carried out in a code domain of a second code and an efficient error correction algorithm is carried out in a code domain of a first code.Type: ApplicationFiled: May 10, 2023Publication date: November 16, 2023Inventors: Rainer Göttfert, Wieland Fischer, Berndt Gammel, Martin Schläffer
-
Publication number: 20230370091Abstract: Error correction is proposed, wherein, on the basis of a data word, a syndrome calculation is carried out with a matrix M on the basis of a matrix H of a code, and, if the result of the syndrome calculation reveals that the data word is erroneous, the result of the syndrome calculation is transformed by means of a linear mapping. Next, an error vector is determined on the basis of the result of the linear mapping by means of an efficient error correction algorithm and the erroneous data word is corrected on the basis of the error vector.Type: ApplicationFiled: May 10, 2023Publication date: November 16, 2023Inventors: Rainer Göttfert, Wieland Fischer, Berndt Gammel, Martin Schläffer
-
Publication number: 20230244450Abstract: According to one exemplary embodiment, an integrated circuit is described, comprising multiple noise sources, each noise source being configured to output a respective set of noise bits for a random vector, a combinational logic circuit configured to process a noise bit vector, corresponding to a concatenation of the bits of the sets of noise bits, in accordance with a multiplication by a matrix to produce a processed noise bit vector, with the result that the processed noise bit vector comprises more bits than each of the sets of noise bits and comprises fewer bits than the noise bit vector; and a post-processing logic circuit configured to generate the random vector from the processed noise bit vector.Type: ApplicationFiled: February 1, 2023Publication date: August 3, 2023Inventors: Rainer Göettfert, Gerd Dirscherl, Berndt Gammel
-
Patent number: 10879934Abstract: An integrated circuit includes a receiver configured to receive a message word and an integrated hardware decoding circuit. The decoding circuit includes a calculation unit to calculate a syndrome of the message word according to a predetermined BCH code, a logarithmization unit to establish a logarithm of each of one or more syndrome components, an arithmetic circuit to establish a logarithm of each of one or more zeros of the error locator polynomial of the BCH code on the basis of the logarithms of the syndrome components, and a bit inverter circuit to invert the one or more bits of the message word, the positions of which are specified by the logarithms of the zeros of the error locator polynomial. The integrated circuit further includes a data processing circuit to process further the message word processed by the bit inverter circuit.Type: GrantFiled: February 13, 2019Date of Patent: December 29, 2020Assignee: Infineon Technologies AGInventors: Rainer Goettfert, Bernd Meyer
-
Patent number: 10754617Abstract: A device for generating a random number is suggested, the device comprising at least two shift registers, a transformation function that generates the random number based on at least one cell of each of the at least two shift registers.Type: GrantFiled: January 13, 2016Date of Patent: August 25, 2020Assignee: Infineon Technologies AGInventors: Berndt Gammel, Rainer Goettfert
-
Patent number: 10469270Abstract: A data processing device includes a Physical Unclonable Function value source which is set up to provide a reference Physical Unclonable Function value and a plurality of subsequent Physical Unclonable Function values, the reference Physical Unclonable Function value and each subsequent Physical Unclonable Function value having a multiplicity of binary components, a determination device which is set up to determine a set of components, the value of which is identical in the plurality of subsequent Physical Unclonable Function values, and a Physical Unclonable Function reconstruction device which is set up to reconstruct the reference Physical Unclonable Function value from the subsequent Physical Unclonable Function values assuming that the values of the determined components in the subsequent Physical Unclonable Function value match the values of the determined components in the reference Physical Unclonable Function value.Type: GrantFiled: February 10, 2017Date of Patent: November 5, 2019Assignee: Infineon Technologies AGInventor: Rainer Goettfert
-
Publication number: 20190253078Abstract: An integrated circuit includes a receiver configured to receive a message word and an integrated hardware decoding circuit. The decoding circuit includes a calculation unit to calculate a syndrome of the message word according to a predetermined BCH code, a logarithmization unit to establish a logarithm of each of one or more syndrome components, an arithmetic circuit to establish a logarithm of each of one or more zeros of the error locator polynomial of the BCH code on the basis of the logarithms of the syndrome components, and a bit inverter circuit to invert the one or more bits of the message word, the positions of which are specified by the logarithms of the zeros of the error locator polynomial. The integrated circuit further includes a data processing circuit to process further the message word processed by the bit inverter circuit.Type: ApplicationFiled: February 13, 2019Publication date: August 15, 2019Inventors: Rainer GOETTFERT, Bernd MEYER
-
Patent number: 10236916Abstract: A method for determining an error vector for a data word according to a Reed-Muller Code includes determining the syndrome of the error vector according to the Reed-Muller Code, expanding the syndrome with zeroes to 1 bit length less than the length of the Reed-Muller Code, determining a code word of a Simplex Code of 1 bit length less than the length of the Reed-Muller Code whose difference to the expanded syndrome has a weight below a first threshold or equal to or above a second threshold, expanding the difference between the determined code word and the expanded syndrome by a zero, and outputting the expanded difference as error vector if its weight is below the first threshold or outputting the inverted expanded difference as error vector if the weight of the expanded difference is equal to or above the second threshold.Type: GrantFiled: July 20, 2016Date of Patent: March 19, 2019Assignee: Infineon Technologies AGInventor: Rainer Goettfert
-
Patent number: 10193573Abstract: In various embodiments, a method for determining an error vector in a data word is provided. The method includes determining the syndrome of the error vector, successively generating code words by cyclically interchanging one or more predefined code words, forming, for each code word generated, the sum of the syndrome supplemented with zeros to the data word length and the code word, and checking, for the code word, whether the sum of the syndrome supplemented with zeros to the data word length and the code word has a minimum weight among all code words, and determining the error vector as the sum of the syndrome and the code word for which the sum of the syndrome supplemented with zeros to the data word length and the code word has a minimum weight among all code words.Type: GrantFiled: December 11, 2015Date of Patent: January 29, 2019Assignee: Infineon Technologies AGInventor: Rainer Goettfert
-
Patent number: 10135468Abstract: A decoder includes a feedback shift register having a plurality of register elements that implement a simplex code and take a register vector for determining an appropriate syndrome fed into the feedback shift register and stored in the plurality of register elements. A combination device algebraically combines a subset of the register elements and provides a combination result vector. A majority decision-making unit ascertains a most frequently occurring value within the combination result vector and provides it as a decision result. An input selector connects an input of the feedback shift register to an input interface arrangement or to an output of the majority decision-making unit, and provides an input vector by the input interface arrangement and corresponds to the ascertained form of the physical unclonable properties as a register vector and, and provides a decision vector comprising the decision result and further decision results as a register vector.Type: GrantFiled: July 25, 2013Date of Patent: November 20, 2018Assignee: Infineon Technologies AGInventor: Rainer Goettfert
-
Publication number: 20170237573Abstract: A data processing device includes a Physical Unclonable Function value source which is set up to provide a reference Physical Unclonable Function value and a plurality of subsequent Physical Unclonable Function values, the reference Physical Unclonable Function value and each subsequent Physical Unclonable Function value having a multiplicity of binary components, a determination device which is set up to determine a set of components, the value of which is identical in the plurality of subsequent Physical Unclonable Function values, and a Physical Unclonable Function reconstruction device which is set up to reconstruct the reference Physical Unclonable Function value from the subsequent Physical Unclonable Function values assuming that the values of the determined components in the subsequent Physical Unclonable Function value match the values of the determined components in the reference Physical Unclonable Function value.Type: ApplicationFiled: February 10, 2017Publication date: August 17, 2017Inventor: Rainer Goettfert
-
Patent number: 9678924Abstract: A method for reconstructing a first vector from a second vector includes: storing code for the row vectors according to a first code and a second code; correcting the row vectors of the second vector corresponding to the first vector so that the row vectors of the second vector have the same code as the row vectors of the first vector; calculating the code of the column vectors of the second vector according to the second code; comparing the code of the row vectors of the second vector with the code of the column vectors of the first vector; identifying the columns in which the first vector is unequal to the second vector; the rows in which the first vector is unequal to the second vector; and the components in which the first vector is not equal to the second vector, and correcting the components of the second vector.Type: GrantFiled: August 28, 2014Date of Patent: June 13, 2017Assignee: INFINEON TECHNOLOGIES AGInventors: Rainer Goettfert, Berndt Gammel, Thomas Kuenemund
-
Patent number: 9652232Abstract: A processing arrangement having a first processing component and a second processing component is provided. The first component has a first output memory and a second output memory and a control device using the first memory storing a value to be output and the second memory stores a value that is based according to a prescribed function on the value. The control device stores a new value in the first memory whenever the second component has read a value stored in the first memory. The second component has a reading device reading the values stored in the first and second memories, and a processing device that checks whether the value read from the second memory is based according to the prescribed function on the value read from the first memory and, depending on the result, to process the value read from the first memory.Type: GrantFiled: July 28, 2014Date of Patent: May 16, 2017Assignee: INFINEON TECHNOLOGIES AGInventors: Rainer Goettfert, Berndt Gammel, Gerd Dirscherl
-
Publication number: 20170026057Abstract: A method for determining an error vector for a data word according to a Reed-Muller Code includes determining the syndrome of the error vector according to the Reed-Muller Code, expanding the syndrome with zeroes to 1 bit length less than the length of the Reed-Muller Code, determining a code word of a Simplex Code of 1 bit length less than the length of the Reed-Muller Code whose difference to the expanded syndrome has a weight below a first threshold or equal to or above a second threshold, expanding the difference between the determined code word and the expanded syndrome by a zero, and outputting the expanded difference as error vector if its weight is below the first threshold or outputting the inverted expanded difference as error vector if the weight of the expanded difference is equal to or above the second threshold.Type: ApplicationFiled: July 20, 2016Publication date: January 26, 2017Inventor: Rainer GOETTFERT
-
Publication number: 20160210121Abstract: A device for generating a random number is suggested, the device comprising at least two shift registers, a transformation function that generates the random number based on at least one cell of each of the at least two shift registers.Type: ApplicationFiled: January 13, 2016Publication date: July 21, 2016Inventors: Berndt Gammel, Rainer Goettfert
-
Publication number: 20160173133Abstract: In various embodiments, a method for determining an error vector in a data word is provided. The method includes determining the syndrome of the error vector, successively generating code words by cyclically interchanging one or more predefined code words, forming, for each code word generated, the sum of the syndrome supplemented with zeros to the data word length and the code word, and checking, for the code word, whether the sum of the syndrome supplemented with zeros to the data word length and the code word has a minimum weight among all code words, and determining the error vector as the sum of the syndrome and the code word for which the sum of the syndrome supplemented with zeros to the data word length and the code word has a minimum weight among all code words.Type: ApplicationFiled: December 11, 2015Publication date: June 16, 2016Inventor: Rainer GOETTFERT
-
Patent number: 9356622Abstract: A method for reconstructing a physically uncloneable function (PUF) A for use in an electronic device is provided. The method includes generating a potentially erroneous PUF At and performing a preliminary correction of the potentially erroneous PUF At by means of a stored correction vector Deltat-1, to obtain a preliminarily corrected PUF Bt. The PUF A is reconstructed from the preliminarily corrected PUF Bt by means of an error correction algorithm. A corresponding apparatus is also provided.Type: GrantFiled: March 14, 2013Date of Patent: May 31, 2016Assignee: Infineon Technologies AGInventors: Rainer Goettfert, Gerd Dirscherl, Berndt Gammel, Thomas Kuenemund
-
Patent number: 9032273Abstract: An embodiment relates to a method for data processing that includes reading data, the data comprising overhead information and payload information, and determining a state of each portion of the data, wherein the state is one of a first binary state, a second binary state, and an undefined state. The method also includes decoding at least one portion of data that has an undefined state based on its location and based on the overhead information.Type: GrantFiled: September 5, 2013Date of Patent: May 12, 2015Assignee: Infineon Technologies AGInventors: Jan Otterstedt, Rainer Goettfert
-
Publication number: 20150067447Abstract: An embodiment relates to a method for data processing that includes reading data, the data comprising overhead information and payload information, and determining a state of each portion of the data, wherein the state is one of a first binary state, a second binary state, and an undefined state. The method also includes decoding at least one portion of data that has an undefined state based on its location and based on the overhead information.Type: ApplicationFiled: September 5, 2013Publication date: March 5, 2015Applicant: Infineon Technologies AGInventors: Jan Otterstedt, Rainer Goettfert
-
Publication number: 20150067012Abstract: A method for reconstructing a first vector from a second vector includes: storing code for the row vectors according to a first code and a second code; correcting the row vectors of the second vector corresponding to the first vector so that the row vectors of the second vector have the same code as the row vectors of the first vector; calculating the code of the column vectors of the second vector according to the second code; comparing the code of the row vectors of the second vector with the code of the column vectors of the first vector; identifying the columns in which the first vector is unequal to the second vector; the rows in which the first vector is unequal to the second vector; and the components in which the first vector is not equal to the second vector, and correcting the components of the second vector.Type: ApplicationFiled: August 28, 2014Publication date: March 5, 2015Inventors: Rainer GOETTFERT, Berndt GAMMEL, Thomas KUENEMUND