Patents by Inventor Ralph M. Begun
Ralph M. Begun has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8819484Abstract: Methods, apparatuses, and computer program products for dynamically reconfiguring a primary processor identity within a multi-processor socket server are provided. Embodiments include detecting, by the service processor, a processor socket reconfiguration event corresponding to a first processor socket; disabling, by the service processor, the first processor socket of the server in response to detecting the processor socket reconfiguration event; and reassigning, by the service processor, the primary processor identity to a second processor socket of the server.Type: GrantFiled: October 7, 2011Date of Patent: August 26, 2014Assignee: International Business Machines CorporationInventors: Ralph M. Begun, Michael Decesaris, Randolph S. Kolvick, Steven L. Vanderlinden
-
Publication number: 20130091380Abstract: Methods, apparatuses, and computer program products for dynamically reconfiguring a primary processor identity within a multi-processor socket server are provided. Embodiments include detecting, by the service processor, a processor socket reconfiguration event corresponding to a first processor socket; disabling, by the service processor, the first processor socket of the server in response to detecting the processor socket reconfiguration event; and reassigning, by the service processor, the primary processor identity to a second processor socket of the server.Type: ApplicationFiled: October 7, 2011Publication date: April 11, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael Decesaris, Ralph M. Begun, Randolph S. Kolvick, Steven L. Vanderlinden
-
Patent number: 8032745Abstract: This invention enables authenticated communications (transactions) to take place on a standard I2C bus without requiring modification of existing I2C devices. Read and write transactions occurring on the bus are authenticated using an Authentication Agent and a shared secret key. In addition to allowing verification of the legitimacy of the transactions, the authentication of the I2C transactions enhances the reliability and serviceability of the bus and devices on the bus by allowing the Baseboard Management Controller (BMC) to quickly determine and pinpoint errors.Type: GrantFiled: December 20, 2005Date of Patent: October 4, 2011Assignee: International Business Machines CorporationInventors: Justin Potok Bandholz, Ralph M. Begun, Andrew S. Heinzmann, Fernando A. Lopez
-
Patent number: 8028069Abstract: A design structure embodied in a machine readable storage medium for designing, manufacturing, and/or testing a design is for securing of leased resources on a computer. The design structure includes a computer for securing resources may comprise at least one processor, a plurality of resources, wherein each resource is associated with configuration data and a programmable logic device connected to each of the plurality of resources. The programmable logic device may be configured for determining whether a resource is leased, reading un-encoded configuration data from a resource, and sending the configuration data to a first unit, if the resource is not leased. The programmable logic device may further be configured for reading encoded configuration data from a resource, decoding the configuration data, sending the configuration data that was decoded to a first unit, and logging use of the resource by the first unit, if the resource is leased.Type: GrantFiled: June 30, 2008Date of Patent: September 27, 2011Assignee: International Business Machines CorporationInventors: Justin P. Bandholz, Ralph M. Begun, Andrew S. Heinzmann, Fernando A. Lopez
-
Patent number: 7707290Abstract: Embodiments of the invention provide a novel and non-obvious method, system and computer program product for securing of leased resources on a computer. In one embodiment of the invention, a computer for securing resources may comprise at least one processor, a plurality of resources, wherein each resource is associated with configuration data and a programmable logic device connected to each of the plurality of resources. The programmable logic device may be configured for determining whether a resource is leased, reading un-encoded configuration data from a resource, and sending the configuration data to a first unit, if the resource is not leased. The programmable logic device may further be configured for reading encoded configuration data from a resource, decoding the configuration data, sending the configuration data that was decoded to a first unit, and logging use of the resource by the first unit, if the resource is leased.Type: GrantFiled: May 8, 2006Date of Patent: April 27, 2010Assignee: International Business Machines CorporationInventors: Justin P Bandholz, Ralph M Begun, Andrew S Heinzmann, Fernando Lopez
-
Patent number: 7487222Abstract: In a multi-node SMP system, at least one processor per node is enabled to execute the SMM task for the hardware resources that are local to that node. Additionally, each node is allocated its own local SMM code copy in its own SMM memory segment, to allow for improved access and a further reduction in internode traffic. In a preferred embodiment, only a signle processor per node is enabled to execute the SMM tasks, and specific SMM memory locations within the SMM memory segments are allocated and used to report status and results from each node. A root node SMM processor monitors the SMM status entries of the other nodes for completion. To further reduce run-time internode traffic, a per-node resource map is created to identify memory and I/O resources that are specific to a particular node. This per-node resource map is then stored locally within the SMM space on each node, respectively.Type: GrantFiled: March 29, 2005Date of Patent: February 3, 2009Assignee: International Business Machines CorporationInventors: Ralph M. Begun, Adam L. Soderlund
-
Publication number: 20080263560Abstract: A design structure embodied in a machine readable storage medium for designing, manufacturing, and/or testing a design is for securing of leased resources on a computer. The design structure includes a computer for securing resources may comprise at least one processor, a plurality of resources, wherein each resource is associated with configuration data and a programmable logic device connected to each of the plurality of resources. The programmable logic device may be configured for determining whether a resource is leased, reading un-encoded configuration data from a resource, and sending the configuration data to a first unit, if the resource is not leased. The programmable logic device may further be configured for reading encoded configuration data from a resource, decoding the configuration data, sending the configuration data that was decoded to a first unit, and logging use of the resource by the first unit, if the resource is leased.Type: ApplicationFiled: June 30, 2008Publication date: October 23, 2008Inventors: JUSTIN P. BANDHOLZ, Ralph M. Begun, Andrew S. Heinzmann, Fernando A. Lopez
-
Patent number: 5459842Abstract: A write compression buffer is connected to a CPU bus and to a memory controller to provide write cycle compression in which plural partial write requests to the same memory address are compressed into a single memory write cycle. The buffer has a plurality of buffering level.Type: GrantFiled: June 26, 1992Date of Patent: October 17, 1995Assignee: International Business Machines CorporationInventors: Ralph M. Begun, Paul W. Browne, Marc R. Faucher, Gerald L. Frank, Christopher M. Herring
-
Patent number: 5450559Abstract: The capacity of cache memory supported by a cache controller can be increased by offsetting the relationship between CPU address output terminals and address input terminals of the cache controller and correspondingly doubling the cache line size. In some cases, additional logic generates a hidden memory cycle so as to fetch from memory that number of bytes equal to the new line size regardless of the width of the data bus. The hidden memory cycle is initiated by a read miss and further logic generates a memory address which is not generated by the CPU. The hidden memory cycle is maintained transparent to the CPU and cache controller by inhibiting the change in a READY signal until completion of both the normal memory cycle and the hidden memory cycle.Type: GrantFiled: October 7, 1991Date of Patent: September 12, 1995Assignee: International Business Machines CorporationInventors: Ralph M. Begun, Patrick M. Bland, Mark E. Dean
-
Patent number: 5381541Abstract: A multiprocessor computer includes a planar board and a processor card mounted on the planar board. An interrupt controller is mounted on the planar board and has a plurality of interrupt input lines for receiving interrupt requests from a plurality of interrupting devices. The interrupt controller also has an output line that transmits an interrupt to the processor card. The processor card includes an interrupt director having a plurality of interrupt request lines respectively connected to interrupt request pins of the different processors. The director is also connected to the output line coming from the interrupt controller. In response to receiving an interrupt request from the interrupt controller, the director performs an interrupt acknowledge cycle and transmits an interrupt request, on only one of the interrupt request lines, to a specific processor predetermined by the director. The specific processor then reads an interrupt vector from the director.Type: GrantFiled: May 26, 1993Date of Patent: January 10, 1995Assignee: International Business Machines Corp.Inventors: Ralph M. Begun, Michael R. Turner
-
Patent number: 5375084Abstract: A computer system is provided which includes a CPU having a memory controller interconnecting the CPU to a bus. The bus has card receptacles having pin receiving sockets electrically connected to the bus to receive the pins of memory cards. The memory controller is connected to logic which will identify the type of memory card which is inserted in the pin sockets. From this identification combinational logic is provided that, in response to the identification of the type of card, will direct the appropriate signals from the memory controller to the appropriate sockets depending upon which type of card is plugged into the socket. In this way, a given socket configuration can accept different types of memory cards having different pin signal configurations without physical modification of the sockets.Type: GrantFiled: November 8, 1993Date of Patent: December 20, 1994Assignee: International Business Machines CorporationInventors: Ralph M. Begun, Christopher M. Herring, Mark W. Kellogg
-
Patent number: 5327545Abstract: A microcomputer system employing an 80386 CPU and an 82385 cache controller has the capability of functioning with dynamic bus sizing (where the CPU interacts with devices which may or may not be 32-bits wide), as well as posted write capability. Unfortunately, the two capabilities have the possibility of an incompatibility if a write cycle is posted to a device which cannot transfer 32 bits on a single cycle. The present invention provides logic to overcome this incompatibility. An address decoder is provided to decode the tag portion of an address asserted on a CPU local bus to determine if the asserted address is inside or outside a range of addresses which define cacheable devices. Any cacheable device is by definition 32 bits wide and therefore posted writes are allowed only to cacheable devices. Accordingly, the microcomputer system employing the invention posts write cycles to cacheable devices; write cycles to non-cacheable devices are inhibited from being posted.Type: GrantFiled: May 7, 1991Date of Patent: July 5, 1994Assignee: International Business Machines CorporationInventors: Ralph M. Begun, Patrick M. Bland, Mark E. Dean
-
Patent number: 5307482Abstract: System non-maskable interrupts are detected by an override controller which initiates an NMI routine override operation. During override, address requests for an standard NMI routine are intercepted, and instead a predetermined memory space is addressed that contains a system specific NMI trace routine. The processor is unaware that the override controller has inserted the system specific NMI routines. The processor executes the system specific NMI routines, and when the specific routines are completed, the override controller generates a termination signal which returns program control back to the standard NMI routine. The system specific NMI routine is designed to trace errors created by new system functions or hardware or to enhance the error tracing capability for existing system functions.Type: GrantFiled: January 28, 1992Date of Patent: April 26, 1994Assignee: International Business Machines Corp.Inventors: Richard Bealkowski, Ralph M. Begun, Michael R. Turner
-
Patent number: 5182809Abstract: A dual bus microcomputer system including a cache subsystem improves performance under certain circumstances by allowing programmable control over the LOCK function. More particularly, additional logic is coupled between the LOCK output of the CPU and the LOCK input of the cache controller. A control bit from an I/O port is a second input to the additional logic. With the control bit in one state, the logic allows the LOCK input to follow the LOCK output. In the other state of the control bit, the LOCK input is disabled regardless of the state of the LOCK output.Type: GrantFiled: May 31, 1989Date of Patent: January 26, 1993Assignee: International Business Machines CorporationInventors: Ralph M. Begun, Patrick M. Bland, Philip E. Milling
-
Patent number: 5175826Abstract: In an 80386/82385 microcomputer system, the timing requirements placed on non-cache memory components by the 82385 are more stringent than the timing requirements placed on the non-cache memory components by the 80386. The present invention operates on the 82385 cache write enable (CWE) signals, and delays those signals in the event of a read miss. Delaying the CWE signals relaxes the timing requirements placed on non-cache memory components and at the same time does not impact wait state parameters for read miss operations.Type: GrantFiled: May 26, 1988Date of Patent: December 29, 1992Assignee: IBM CorporationInventors: Ralph M. Begun, Patrick M. Bland, Mark E. Dean
-
Patent number: 5170481Abstract: A logic circit external to a microprocessor monitors selected processor I/O pins to determine the current processor cycle and, in response to a hold request signal, drives the processor into a hold state at the appropriate time in the cycle. The logic circuit also includes a "lockbus" feature that, when the processor is not idle, "locks" the microprocessor to the local CPU bus for a predetermined period of time immediately after the processor is released from a hold state.Type: GrantFiled: June 19, 1989Date of Patent: December 8, 1992Assignee: International Business Machines CorporationInventors: Ralph M. Begun, Patrick M. Bland, Mark E. Dean
-
Patent number: 5146582Abstract: A data processing system includes a microprocessor operable in a burst mode to read data from a memory. The memory, its controller and bus are operable in a pipelining mode. Array logic is connected between the microprocessor and the remaining elements for converting the burst mode to the pipeline mode.Type: GrantFiled: June 19, 1989Date of Patent: September 8, 1992Assignee: International Business Machines Corp.Inventor: Ralph M. Begun
-
Patent number: 5125084Abstract: Any incompatibility between pipelined operations (such as is available in the 80386) and dynamic bus sizing (allowing the processor to operate with devices of 8-, 16- and 32-bit sizes) is accommodated by use of an address decoder and ensuring that device addresses for cacheable devices are in a first predetermined range and any device addresses for non-cacheable devices are not in that predetermined range. Since by definition cacheable devices are 32-bit devices, pipelined operation is allowed only if the address decoder indicates the access is to a cacheable device. In that event, a next address signal is provided to the 80386. This allows the 80386 to proceed to a following cycle prior to completion of the previous cycle. For accesses which are to devices whose address indicate they are non-cacheable, a next address signal is withheld until the cycle is completed, i.e. without pipelining.Type: GrantFiled: May 26, 1988Date of Patent: June 23, 1992Assignee: IBM CorporationInventors: Ralph M. Begun, Patrick M. Bland, Mark E. Dean
-
Patent number: 5109506Abstract: A microprocessor based computer system is provided which includes a reset circuit having a phase error detector for detecting a phase error between an initial reset signal and a clock signal provided to the microprocessor clock input. The reset circuit further includes a phase error corrector for adjusting the phase of the clock signal if a phase error is detected so as to substantially minimize the phase error. The reset circuit includes a reset signal regenerator for providing a new reset signal to the reset input of the microprocessor when the phase of the clock signal is adjusted.Type: GrantFiled: June 19, 1989Date of Patent: April 28, 1992Assignee: International Business Machines Corp.Inventor: Ralph M. Begun
-
Patent number: 5045998Abstract: A microprocessor system employing an 80386 CPU and an 82385 cache controller has the capability of functioning with dynamic bus sizing (where the CPU interacts with devices which may or may not be 32-bits wide), as well as posted write capability. Unfortunately, the two capabilities have the possibility of an incompatibility if a write cycle is posted to a device which cannot transfer 32 bits on a single cycle. The present invention provides logic to overcome this incompatibility. An address decoder is provided to decode the tag portion of an address asserted on a CPU bus to determine if the asserted address is inside or outside a range of addresses which define cacheable devices. Any cacheable device is by definition 32 bits wide and therefore posted writes are allowed only to cacheable devices. Accordingly, the microcomputer system employing the invention posts write cycles to cacheable devices; write cycles to non-cacheable devices are inhibited from being posted.Type: GrantFiled: June 1, 1989Date of Patent: September 3, 1991Assignee: International Business Machines CorporationInventors: Ralph M. Begun, Patrick M. Bland, Mark E. Dean