Patents by Inventor Ranjul Balakrishnan
Ranjul Balakrishnan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230317680Abstract: An electronic device and associated methods are disclosed. In one example, the electronic device includes one or more ribbon bond connections along with one or more wire bond connections. In one example, ribbon bond connections are shown, and are coupled to ground, and configured to provide a shielding effect to wire bond connections.Type: ApplicationFiled: March 29, 2022Publication date: October 5, 2023Inventors: Prabhat Ranjan, Boon Ping Koh, Min Suet Lim, Yew San Lim, Ranjul Balakrishnan, Omkar Karhade, Robert A. Stingel, Nitin Deshpande
-
Patent number: 11600544Abstract: A PCB having a first surface and a second surface includes a trench extending through the PCB, a plurality of conductive traces on one or more sidewalls of the trench. The plurality of conductive traces extends through the PCB and may be arranged in pairs across from one another along at least a portion of the length of the trench. A first set of conductive contacts are arranged in a first zig-zag pattern around a perimeter of the trench. A second set of conductive contacts are arranged in a second zig-zag pattern around the perimeter of the trench. In some cases, the first and second zig-zag patterns are arranged with respect to one another around the perimeter of the trench in an alternating fashion. A chip package is also disclosed having a pin arrangement that couples to the corresponding arrangement of conductive contacts on the PCB.Type: GrantFiled: February 27, 2019Date of Patent: March 7, 2023Assignee: Intel CorporationInventors: Yogasundaram Chandiran, Geejagaaru Krishnamurthy Sandesh, Pradeep Ramesh, Ranjul Balakrishnan
-
Publication number: 20230006375Abstract: Embodiments of connector-less modules and associated platforms employing the module. The module employs a Land Grid Array (LGA) comprising an array of LGA pins on the underside of the module PCB that are configured to engage respective pads patterned on a motherboard or system board PCB by applying a downward force to the module PCB. A novel clip assembly is provided to apply the downward force, while also aligning the module PCB (and its LGA) to the motherboard or system board PCB. A heat shield is provided that is configured to be disposed over the module PCB to facilitate enhanced thermal spreading and lowering thermal resistance both towards the heat shield and the PCBs. Example modules include a WWAN module and an NVMe SSD module. The module PCB may employ an M.2 form factor or other form factors.Type: ApplicationFiled: September 2, 2022Publication date: January 5, 2023Inventors: Shailendra Singh CHAUHAN, Bijendra SINGH, Siva Prasad JANGILI GANGA, Santhosh AP, Ranjul BALAKRISHNAN
-
Publication number: 20220272880Abstract: A system board includes a module board that connects to the system board with an interposer having compressible connectors. The module board can further be covered by a shield that has a metal alloy having an element to provide good electrical conductivity and an element to provide structural integrity and heat transfer. The module board can further include gaskets to interconnect the shield to a ground plane of the module board. the interposer board can further include an extra column of ground connections to reduce signaling noise between the interposer board and the system board.Type: ApplicationFiled: May 10, 2022Publication date: August 25, 2022Inventors: Shailendra Singh CHAUHAN, Raghavendra RAO, Ranjul BALAKRISHNAN, Nizamuddin SHAIK, Bijendra SINGH, Siva Prasad JANGILI GANGA, Dong-Ho HAN
-
Publication number: 20220223330Abstract: Technologies for an inductor with a meandering conductor are disclosed. In the illustrative embodiment, an inductor has a conductor that follows a meandering U-shaped path. The two nearby conductive strips carrying current in opposite directions largely cancel their magnetic fields, leading to less field on nearby traces on a circuit board. As a result, high-speed traces on the circuit board can be routed near the inductor, resulting in a potentially smaller form factor for the circuit board or a circuit board with few layers.Type: ApplicationFiled: April 1, 2022Publication date: July 14, 2022Inventors: Long Wang, Ranjul Balakrishnan, Sagar Dubey, Stephen Hall, Srinivasan Rajagopalan
-
Patent number: 11363717Abstract: For circuit boards that may be used in computing devices, a horizontal inductor, or an array of such inductors, may be coupled to a circuit board having a plurality of signal routing lines in a second layer from a surface of the circuit board and the horizontal inductor is positioned over these signal routing lines and may generate magnetic field lines that directionally follow the signal routing lines. The horizontal inductor may have a coiled wire with a central axis that is oriented horizontally with the surface of the circuit board. The horizontal inductor, or an array of such inductors, may be coupled to a support board attached to the circuit board.Type: GrantFiled: November 6, 2020Date of Patent: June 14, 2022Assignee: Intel CorporationInventors: Jackson Chung Peng Kong, Bok Eng Cheah, Ranjul Balakrishnan
-
Publication number: 20220078913Abstract: For circuit boards that may be used in computing devices, a horizontal inductor, or an array of such inductors, may be coupled to a circuit board having a plurality of signal routing lines in a second layer from a surface of the circuit board and the horizontal inductor is positioned over these signal routing lines and may generate magnetic field lines that directionally follow the signal routing lines. The horizontal inductor may have a coiled wire with a central axis that is oriented horizontally with the surface of the circuit board. The horizontal inductor, or an array of such inductors, may be coupled to a support board attached to the circuit board.Type: ApplicationFiled: November 6, 2020Publication date: March 10, 2022Inventors: Jackson Chung Peng KONG, Bok Eng CHEAH, Ranjul BALAKRISHNAN
-
Publication number: 20220015246Abstract: Technologies for shielding an inductor on a circuit board are disclosed. In the illustrative embodiments, a circuit board has a voltage regulator on top of it and one or more signal traces routed beneath or near the voltage regulator. Partial metal vias are positioned between the signal traces and the voltage regulator. The partial metal vias extend from one trace layer of a circuit board towards another trace layer, but the partial metal vias do not connect the two trace layers. The partial metal vias partially shield the signal traces from noise caused by the voltage regulator.Type: ApplicationFiled: September 22, 2021Publication date: January 13, 2022Applicant: Intel CorporationInventors: Ranjul Balakrishnan, Sandesh G. Krishnamurthy, Jackson C.P. Kong
-
Publication number: 20210392743Abstract: Apparatus and methods employing twisted differential compensation for routing high-speed signals near power delivery inductors. Traces used for a high-speed differential signal including a P trace and an N trace are routed through one or more layers in a multi-layer printed circuit board (PCB) substrate and employ a twisted portion proximate to the centerline of an inductor under which portions of the P and N traces are swapped horizontally in a layer parallel to the top plane and/or are swapped vertically by swapping layers. The signal paths are routed such that a level of noise inductively coupled into the P trace and the N trace from the inductor is approximately equally. Stripline structures may be used for signals that are routed under an inductor, while stripline and microstrip structures may be used for signals routed adjacent to an inductor.Type: ApplicationFiled: August 30, 2021Publication date: December 16, 2021Inventors: Long WANG, Ranjul BALAKRISHNAN, Stephen H. HALL
-
Publication number: 20210321516Abstract: A memory module has pads on the top and bottom surfaces of a module printed circuit board (PCB). The pads match the pin layout of one or more memory devices to be mounted on the memory module. The pads on one surface of the PCB electrically interconnect to the memory device(s), and the pads on the other surface electrically interconnect to pads on a system board, such as a motherboard. With the pad layout on the memory module, the pad layout of the system board can be the same for a memory-down implementation and for a removable memory module. The pad layout provides good signal-to-noise performance and can enable a memory module for low power double data rate (LPDDR) memory, double data rate (DDR) memory, and graphics double data rate (GDDR) memory.Type: ApplicationFiled: June 22, 2021Publication date: October 14, 2021Inventors: Raghavendra RAO, Ranjul BALAKRISHNAN, Shailendra Singh CHAUHAN, Sandesh Krishnamurthy GEEJAGAARU
-
Publication number: 20210315097Abstract: In one embodiment, an apparatus includes a circuit board having a parallel bus with a first trace and a second trace, a first inductive coil coupled to the first trace, and a second inductive coil coupled to the second trace. The first and second inductive coils are arranged to inductively couple with one another to reduce cross talk effects in the parallel bus.Type: ApplicationFiled: June 21, 2021Publication date: October 7, 2021Inventors: Ranjul Balakrishnan, Roman Meltser, Prabhat Ranjan, Shivani R. Jain
-
Publication number: 20200373081Abstract: Embodiments of the present disclosure may relate to forming a metal shield around a molded ferrite inductor to reduce the electromagnetic energy radiated by the inductor during operation. The metal shield allows an inductor to be placed on a PCB with multiple signal routing layers below and close to the inductor, as well as micro strips on the surface of the PCB close to the inductor, to reliably route signals during operation. Other embodiments may be described and/or claimed.Type: ApplicationFiled: August 10, 2020Publication date: November 26, 2020Inventors: Ranjul Balakrishnan, Sagar Dubey, Jackson Chung Peng Kong, Anil Baby
-
Publication number: 20200273765Abstract: A PCB having a first surface and a second surface includes a trench extending through the PCB, a plurality of conductive traces on one or more sidewalls of the trench. The plurality of conductive traces extends through the PCB and may be arranged in pairs across from one another along at least a portion of the length of the trench. A first set of conductive contacts are arranged in a first zig-zag pattern around a perimeter of the trench. A second set of conductive contacts are arranged in a second zig-zag pattern around the perimeter of the trench. In some cases, the first and second zig-zag patterns are arranged with respect to one another around the perimeter of the trench in an alternating fashion. A chip package is also disclosed having a pin arrangement that couples to the corresponding arrangement of conductive contacts on the PCB.Type: ApplicationFiled: February 27, 2019Publication date: August 27, 2020Applicant: INTEL CORPORATIONInventors: Yogasundaram Chandiran, Geejagaaru Krishnamurthy Sandesh, Pradeep Ramesh, Ranjul Balakrishnan
-
Patent number: 10734393Abstract: Methods of forming microelectronic package structures, and structures formed thereby, are described. Those methods/structures may include attaching a die on a board, attaching a substrate on the die, wherein the substrate comprises a first region and a peripheral region, attaching a first memory device on the central region of the substrate, and attaching at least one additional memory device on the peripheral region of the substrate, wherein the at least one additional memory device is not disposed over the die.Type: GrantFiled: November 7, 2018Date of Patent: August 4, 2020Assignee: Intel CorporationInventors: Navneet K. Singh, Shanto A. Thomas, Ranjul Balakrishnan
-
Patent number: 10720407Abstract: A microelectronic interposer for a microelectronic package may be fabricated, wherein a first microelectronic device within the microelectronic package is in electronic communication with at least one second microelectronic device through the microelectronic interposer which positions the at least one second microelectronic device outside a periphery of the first microelectronic device. The microelectronic interposer may further include at least one recess for achieving a desired height and/or enabling various configurations for the microelectronic package.Type: GrantFiled: December 5, 2018Date of Patent: July 21, 2020Assignee: Intel CorporationInventors: Navneet K. Singh, Ranjul Balakrishnan
-
Patent number: 10608311Abstract: Embodiments of the present disclosure provide techniques and configurations for a cable assembly for single wire communications (SWC). In one instance, the cable assembly may comprise a wire having a wire end to couple with a signal launcher of an electronic device, and a first cover portion to house a first portion of the wire that extends from the wire end. The first cover portion may comprise a shape to conform to a shape of the signal launcher, and may be fabricated of a material with a dielectric constant above a threshold. The assembly may further comprise a second cover portion coupled with the first cover portion to house a second portion of the wire that extends from the first wire portion and protrudes from the first cover portion. The second cover portion may be fabricated of a ferrite material. Other embodiments may be described and/or claimed.Type: GrantFiled: February 23, 2017Date of Patent: March 31, 2020Assignee: Intel CorporationInventors: Arvind Sundaram, Ramaswamy Parthasarathy, Ranjul Balakrishnan, Vikas Mishra
-
Publication number: 20190206839Abstract: Electronic device package technology is disclosed. An electronic device package in accordance with the present disclosure can include a heat spreader disposed between an electronic component and an electronic device. The heat spreader can be in thermal communication with the electronic component and operable to transfer heat from the electronic component to a lateral location beyond a first peripheral portion of the electronic component. Associated systems and methods are also disclosed.Type: ApplicationFiled: December 29, 2017Publication date: July 4, 2019Applicant: Intel CorporationInventors: Ranjul Balakrishnan, Navneet K. Singh, Bijendra Singh
-
Publication number: 20190109115Abstract: A microelectronic interposer for a microelectronic package may be fabricated, wherein a first microelectronic device within the microelectronic package is in electronic communication with at least one second microelectronic device through the microelectronic interposer which positions the at least one second microelectronic device outside a periphery of the first microelectronic device. The microelectronic interposer may further include at least one recess for achieving a desired height and/or enabling various configurations for the microelectronic package.Type: ApplicationFiled: December 5, 2018Publication date: April 11, 2019Applicant: Intel CorporationInventors: Navneet K. Singh, Ranjul Balakrishnan
-
Publication number: 20190074281Abstract: Methods of forming microelectronic package structures, and structures formed thereby, are described. Those methods/structures may include attaching a die on a board, attaching a substrate on the die, wherein the substrate comprises a first region and a peripheral region, attaching a first memory device on the central region of the substrate, and attaching at least one additional memory device on the peripheral region of the substrate, wherein the at least one additional memory device is not disposed over the die.Type: ApplicationFiled: November 7, 2018Publication date: March 7, 2019Applicant: Intel CorporationInventors: Navneet K. Singh, Shanto A. Thomas, Ranjul Balakrishnan
-
Patent number: 10199353Abstract: A microelectronic interposer for a microelectronic package may be fabricated, wherein a first microelectronic device within the microelectronic package is in electronic communication with at least one second microelectronic device through the microelectronic interposer which positions the at least one second microelectronic device outside a periphery of the first microelectronic device. The microelectronic interposer may further include at least one recess for achieving a desired height and/or enabling various configurations for the microelectronic package.Type: GrantFiled: September 12, 2016Date of Patent: February 5, 2019Assignee: Intel CorporationInventors: Navneet K. Singh, Ranjul Balakrishnan